summaryrefslogtreecommitdiff
path: root/src/dev/Pci.py
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2012-01-17 12:55:09 -0600
committerAndreas Hansson <andreas.hansson@arm.com>2012-01-17 12:55:09 -0600
commit55cf3f4ac11668c4da71411a4221cc8c84298b1a (patch)
tree09bcea86e48b63ba7984decf7949835351286db8 /src/dev/Pci.py
parent2208ea049f60618e432c69c065926bcbc810581a (diff)
downloadgem5-55cf3f4ac11668c4da71411a4221cc8c84298b1a.tar.xz
MEM: Removing the default port peer from Python ports
In preparation for the introduction of Master and Slave ports, this patch removes the default port parameter in the Python port and thus forces the argument list of the Port to contain only the description. The drawback at this point is that the config port and dma port of PCI and DMA devices have to be connected explicitly. This is key for future diversification as the pio and config port are slaves, but the dma port is a master.
Diffstat (limited to 'src/dev/Pci.py')
-rw-r--r--src/dev/Pci.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/dev/Pci.py b/src/dev/Pci.py
index bd67d82fb..9c2f27142 100644
--- a/src/dev/Pci.py
+++ b/src/dev/Pci.py
@@ -41,7 +41,7 @@ class PciConfigAll(PioDevice):
class PciDevice(DmaDevice):
type = 'PciDevice'
abstract = True
- config = Port(Self.pio.peerObj.port, "PCI configuration space port")
+ config = Port("PCI configuration space port")
pci_bus = Param.Int("PCI bus")
pci_dev = Param.Int("PCI device number")
pci_func = Param.Int("PCI function code")