summaryrefslogtreecommitdiff
path: root/src/dev/SConscript
diff options
context:
space:
mode:
authorAli Saidi <saidi@eecs.umich.edu>2007-03-15 15:16:23 -0400
committerAli Saidi <saidi@eecs.umich.edu>2007-03-15 15:16:23 -0400
commit3a5a20769b2ba15905fc2e0a833a8ecbf3098646 (patch)
tree599ec2cc9b5dcc6a75ae42d7169d7087f3c8946a /src/dev/SConscript
parentc6188a226472c23f173b04b0fa86614cf717c9e7 (diff)
downloadgem5-3a5a20769b2ba15905fc2e0a833a8ecbf3098646.tar.xz
add all the registers we'll need to support for the Intel GbE device and support enough functionality make the driver think
the device is there, and in good working order. src/dev/SConscript: add intel gbe to the dev SCons file src/dev/i8254xGBe.cc: src/dev/i8254xGBe.hh: src/dev/i8254xGBe_defs.hh: use new manner of registers and implement all device registers that are touched through boot and ifup --HG-- extra : convert_revision : b1a1767f0fd31cd371e432cb48ac9a2e9f9291b5
Diffstat (limited to 'src/dev/SConscript')
-rw-r--r--src/dev/SConscript2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/dev/SConscript b/src/dev/SConscript
index 1ec83de4b..ea529b536 100644
--- a/src/dev/SConscript
+++ b/src/dev/SConscript
@@ -40,7 +40,7 @@ if env['FULL_SYSTEM']:
Source('etherlink.cc')
Source('etherpkt.cc')
Source('ethertap.cc')
- #Source('i8254xGBe.cc')
+ Source('i8254xGBe.cc')
Source('ide_ctrl.cc')
Source('ide_disk.cc')
Source('io_device.cc')