summaryrefslogtreecommitdiff
path: root/src/dev/alpha/Tsunami.py
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2008-06-17 20:36:39 -0700
committerNathan Binkert <nate@binkert.org>2008-06-17 20:36:39 -0700
commit934523c3a07ffc729f05b82dd622f9a63c39401d (patch)
tree21abc38fa229565ffbff98f33140ef76cfbf2218 /src/dev/alpha/Tsunami.py
parent6ff4539901c6efa05ecad20149342fe8d64e7ba9 (diff)
downloadgem5-934523c3a07ffc729f05b82dd622f9a63c39401d.tar.xz
rename AlphaConsole to AlphaBackdoor
--HG-- rename : src/dev/alpha/AlphaConsole.py => src/dev/alpha/AlphaBackdoor.py rename : src/dev/alpha/console.cc => src/dev/alpha/backdoor.cc rename : src/dev/alpha/console.hh => src/dev/alpha/backdoor.hh
Diffstat (limited to 'src/dev/alpha/Tsunami.py')
-rw-r--r--src/dev/alpha/Tsunami.py11
1 files changed, 5 insertions, 6 deletions
diff --git a/src/dev/alpha/Tsunami.py b/src/dev/alpha/Tsunami.py
index 5c5207a33..5440486b6 100644
--- a/src/dev/alpha/Tsunami.py
+++ b/src/dev/alpha/Tsunami.py
@@ -28,12 +28,12 @@
from m5.params import *
from m5.proxy import *
+from BadDevice import BadDevice
+from AlphaBackdoor import AlphaBackdoor
from Device import BasicPioDevice, IsaFake, BadAddr
+from Pci import PciConfigAll
from Platform import Platform
-from AlphaConsole import AlphaConsole
from Uart import Uart8250
-from Pci import PciConfigAll
-from BadDevice import BadDevice
class TsunamiCChip(BasicPioDevice):
type = 'TsunamiCChip'
@@ -87,8 +87,7 @@ class Tsunami(Platform):
fb = BadDevice(pio_addr=0x801fc0003d0, devicename='FrameBuffer')
io = TsunamiIO(pio_addr=0x801fc000000)
uart = Uart8250(pio_addr=0x801fc0003f8)
- alpha_console = AlphaConsole(pio_addr=0x80200000000,
- disk=Parent.simple_disk)
+ backdoor = AlphaBackdoor(pio_addr=0x80200000000, disk=Parent.simple_disk)
# Attach I/O devices to specified bus object. Can't do this
# earlier, since the bus object itself is typically defined at the
@@ -121,4 +120,4 @@ class Tsunami(Platform):
self.fb.pio = bus.port
self.io.pio = bus.port
self.uart.pio = bus.port
- self.alpha_console.pio = bus.port
+ self.backdoor.pio = bus.port