summaryrefslogtreecommitdiff
path: root/src/dev/arm/Gic.py
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2016-05-26 11:56:24 +0100
committerAndreas Sandberg <andreas.sandberg@arm.com>2016-05-26 11:56:24 +0100
commit4d577ac8f18e08290e4536803d564ad85e3c3a88 (patch)
tree3a2574f1652de2f1c081750dbfd9c6a569e3f4fd /src/dev/arm/Gic.py
parentd023b7e8dba012298d6396ae4734755ce1f194d1 (diff)
downloadgem5-4d577ac8f18e08290e4536803d564ad85e3c3a88.tar.xz
dev, arm: Add a flag to enable/disable gem5 GIC extensions
Make it possible to disable gem5 gic extensions by setting the gem5_extensions param to False from Python. Change-Id: Icb255105925ef49891d69cc9fe5cc55578ca066d Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Geoffrey Blake <geoffrey.blake@arm.com>
Diffstat (limited to 'src/dev/arm/Gic.py')
-rw-r--r--src/dev/arm/Gic.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/dev/arm/Gic.py b/src/dev/arm/Gic.py
index e5a0d0a7b..e5bb238a9 100644
--- a/src/dev/arm/Gic.py
+++ b/src/dev/arm/Gic.py
@@ -59,6 +59,7 @@ class Pl390(BaseGic):
cpu_pio_delay = Param.Latency('10ns', "Delay for PIO r/w to cpu interface")
int_latency = Param.Latency('10ns', "Delay for interrupt to get to CPU")
it_lines = Param.UInt32(128, "Number of interrupt lines supported (max = 1020)")
+ gem5_extensions = Param.Bool(True, "Enable gem5 extensions")
class Gicv2mFrame(SimObject):
type = 'Gicv2mFrame'