summaryrefslogtreecommitdiff
path: root/src/dev/arm/Gic.py
diff options
context:
space:
mode:
authorMatt Evans <matt.evans@arm.com>2015-03-19 04:06:16 -0400
committerMatt Evans <matt.evans@arm.com>2015-03-19 04:06:16 -0400
commitec80224188500183604eaf6cbe19d0ac16616f9c (patch)
tree9587e3845c917b0ef108845c9fed9608c861d3f6 /src/dev/arm/Gic.py
parent142ab40c4b57315e20c924d0615470ee24f46d9e (diff)
downloadgem5-ec80224188500183604eaf6cbe19d0ac16616f9c.tar.xz
arm: Remove the 'magic MSI register' in the GIC (PL390)
This patch removes the code that added this magic register. A follow-up patch provides a GICv2m MSI shim that gives the same functionality in a standard ARM system architecture way.
Diffstat (limited to 'src/dev/arm/Gic.py')
-rw-r--r--src/dev/arm/Gic.py1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/dev/arm/Gic.py b/src/dev/arm/Gic.py
index 766049296..22ff50010 100644
--- a/src/dev/arm/Gic.py
+++ b/src/dev/arm/Gic.py
@@ -54,7 +54,6 @@ class Pl390(BaseGic):
dist_addr = Param.Addr(0x1f001000, "Address for distributor")
cpu_addr = Param.Addr(0x1f000100, "Address for cpu")
- msix_addr = Param.Addr(0x0, "Address for MSI-X register")
dist_pio_delay = Param.Latency('10ns', "Delay for PIO r/w to distributor")
cpu_pio_delay = Param.Latency('10ns', "Delay for PIO r/w to cpu interface")
int_latency = Param.Latency('10ns', "Delay for interrupt to get to CPU")