summaryrefslogtreecommitdiff
path: root/src/dev/arm/RealView.py
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-01-07 13:05:36 -0500
committerAndreas Hansson <andreas.hansson@arm.com>2013-01-07 13:05:36 -0500
commitfffdc6a45019639cd8f899fa81eeb732db3e6f8c (patch)
tree83daf8a2680a8d45974c632ccc68055712f69d65 /src/dev/arm/RealView.py
parent79b44773023fa7a5e3e83f70d9a4f4809b10b003 (diff)
downloadgem5-fffdc6a45019639cd8f899fa81eeb732db3e6f8c.tar.xz
dev: Fix the Pl111 timings by separating pixel and DMA clock
This patch fixes the Pl111 timings by creating a separate clock for the pixel timings. The device clock is used for all interactions with the memory system, just like the AHB clock on the actual module. The result without this patch is that the module only is allowed to send one request every tick of the 24MHz clock which causes a huge backlog.
Diffstat (limited to 'src/dev/arm/RealView.py')
-rw-r--r--src/dev/arm/RealView.py3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/dev/arm/RealView.py b/src/dev/arm/RealView.py
index 51a82f438..f2fc9c0af 100644
--- a/src/dev/arm/RealView.py
+++ b/src/dev/arm/RealView.py
@@ -148,8 +148,7 @@ class Pl050(AmbaIntDevice):
class Pl111(AmbaDmaDevice):
type = 'Pl111'
cxx_header = "dev/arm/pl111.hh"
- # Override the default clock
- clock = '24MHz'
+ pixel_clock = Param.Clock('24MHz', "Pixel clock")
vnc = Param.VncInput(Parent.any, "Vnc server for remote frame buffer display")
amba_id = 0x00141111