summaryrefslogtreecommitdiff
path: root/src/dev/arm/RealView.py
diff options
context:
space:
mode:
authorPrakash Ramrakhyani <Prakash.Ramrakhyani@arm.com>2011-05-04 20:38:27 -0500
committerPrakash Ramrakhyani <Prakash.Ramrakhyani@arm.com>2011-05-04 20:38:27 -0500
commit13574d8b4ee0b8a6e1b5fc7f0feaf2e43952e3df (patch)
tree9dda5e9ecbcf0b832cf1178ed067c15015097d67 /src/dev/arm/RealView.py
parent5f73d4ac9741f58fd00ccd03eac92c0c60817658 (diff)
downloadgem5-13574d8b4ee0b8a6e1b5fc7f0feaf2e43952e3df.tar.xz
ARM: Make GIC handle IPIs and multiple processors.
Diffstat (limited to 'src/dev/arm/RealView.py')
-rw-r--r--src/dev/arm/RealView.py3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/dev/arm/RealView.py b/src/dev/arm/RealView.py
index dd694cd45..f913dc94b 100644
--- a/src/dev/arm/RealView.py
+++ b/src/dev/arm/RealView.py
@@ -82,7 +82,8 @@ class Gic(PioDevice):
dist_addr = Param.Addr(0x1f001000, "Address for distributor")
cpu_addr = Param.Addr(0x1f000100, "Address for cpu")
dist_pio_delay = Param.Latency('10ns', "Delay for PIO r/w to distributor")
- cpu_pio_delay = Param.Latency('10ns', "Delay for PIO r/w to cpu")
+ cpu_pio_delay = Param.Latency('10ns', "Delay for PIO r/w to cpu interface")
+ int_latency = Param.Latency('10ns', "Delay for interrupt to get to CPU")
it_lines = Param.UInt32(128, "Number of interrupt lines supported (max = 1020)")
class AmbaFake(AmbaDevice):