summaryrefslogtreecommitdiff
path: root/src/dev/arm/SConscript
diff options
context:
space:
mode:
authorRene de Jong <rene.dejong@arm.com>2015-04-23 13:37:49 -0400
committerRene de Jong <rene.dejong@arm.com>2015-04-23 13:37:49 -0400
commitfff28ce954cf2749b277b038dab2bee807603681 (patch)
treea4ddf808bcb44716380d5f59ef8dd834b46016d6 /src/dev/arm/SConscript
parent2e64590b884540820072b0ea95707f50da5b0a65 (diff)
downloadgem5-fff28ce954cf2749b277b038dab2bee807603681.tar.xz
arm, dev: Add a NAND flash timing model
This adds a NAND flash timing model. This model takes the number of planes into account and is ultimately intended to be used as a high-level performance model for any device using flash. To access the memory, use either readMemory or writeMemory. To make use of the model you will need an interface model such as UFSHostDevice, which is part of a separate patch. At the moment the flash device is part of the ARM device tree since the only use if the UFSHostDevice, and that in turn relies on the ARM GIC.
Diffstat (limited to 'src/dev/arm/SConscript')
-rw-r--r--src/dev/arm/SConscript4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/dev/arm/SConscript b/src/dev/arm/SConscript
index 7ed85a587..09ee7b4e5 100644
--- a/src/dev/arm/SConscript
+++ b/src/dev/arm/SConscript
@@ -40,6 +40,8 @@
Import('*')
if env['TARGET_ISA'] == 'arm':
+ SimObject('AbstractNVM.py')
+ SimObject('FlashDevice.py')
SimObject('Gic.py')
SimObject('RealView.py')
SimObject('EnergyCtrl.py')
@@ -48,6 +50,7 @@ if env['TARGET_ISA'] == 'arm':
Source('amba_device.cc')
Source('amba_fake.cc')
Source('base_gic.cc')
+ Source('flash_device.cc')
Source('generic_timer.cc')
Source('gic_pl390.cc')
Source('gic_v2m.cc')
@@ -64,6 +67,7 @@ if env['TARGET_ISA'] == 'arm':
Source('energy_ctrl.cc')
DebugFlag('AMBA')
+ DebugFlag('FlashDevice')
DebugFlag('HDLcd')
DebugFlag('PL111')
DebugFlag('GICV2M')