summaryrefslogtreecommitdiff
path: root/src/dev/mips/Malta.py
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2015-12-03 23:09:34 +0000
committerAndreas Sandberg <andreas.sandberg@arm.com>2015-12-03 23:09:34 +0000
commit146dfd0356c4a086e397679eba1ffb57b19ce07a (patch)
treed4f1d09084639ee22ebd7c1ca96d2f4d03cc10be /src/dev/mips/Malta.py
parent00b2bd74377cfac4e06e578867b8af221b6323db (diff)
downloadgem5-146dfd0356c4a086e397679eba1ffb57b19ce07a.tar.xz
dev, mips: Remove the unused MaltaPChip class
The MaltaPChip class is currently unused and identical (except for the class name) to the TsunamiPChip. If someone decides to implement PCI for Malta, they should make sure to share code with the Tsunami implementation if they are similar.
Diffstat (limited to 'src/dev/mips/Malta.py')
-rwxr-xr-xsrc/dev/mips/Malta.py6
1 files changed, 0 insertions, 6 deletions
diff --git a/src/dev/mips/Malta.py b/src/dev/mips/Malta.py
index 290dabf01..920b5fe94 100755
--- a/src/dev/mips/Malta.py
+++ b/src/dev/mips/Malta.py
@@ -31,7 +31,6 @@ from m5.proxy import *
from BadDevice import BadDevice
from Device import BasicPioDevice
-from Pci import PciConfigAll
from Platform import Platform
from Uart import Uart8250
@@ -50,11 +49,6 @@ class MaltaIO(BasicPioDevice):
malta = Param.Malta(Parent.any, "Malta")
frequency = Param.Frequency('1024Hz', "frequency of interrupts")
-class MaltaPChip(BasicPioDevice):
- type = 'MaltaPChip'
- cxx_header = "dev/mips/malta_pchip.hh"
- malta = Param.Malta(Parent.any, "Malta")
-
class Malta(Platform):
type = 'Malta'
cxx_header = "dev/mips/malta.hh"