summaryrefslogtreecommitdiff
path: root/src/dev/sparc/T1000.py
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2008-06-17 20:29:06 -0700
committerNathan Binkert <nate@binkert.org>2008-06-17 20:29:06 -0700
commit00df9016fead5f7427576acf6d3faee29779f0a1 (patch)
treebad5b6b78710fd0e82dcff5b27d2088ec6d706dc /src/dev/sparc/T1000.py
parentfa8f91fdc0609fb9cb8bcde22b440b40e52f1cc8 (diff)
downloadgem5-00df9016fead5f7427576acf6d3faee29779f0a1.tar.xz
Rename SimConsole to Terminal since it makes more sense
--HG-- rename : src/dev/SimConsole.py => src/dev/Terminal.py rename : src/dev/simconsole.cc => src/dev/terminal.cc rename : src/dev/simconsole.hh => src/dev/terminal.hh
Diffstat (limited to 'src/dev/sparc/T1000.py')
-rw-r--r--src/dev/sparc/T1000.py12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/dev/sparc/T1000.py b/src/dev/sparc/T1000.py
index a033e27e2..cbf390737 100644
--- a/src/dev/sparc/T1000.py
+++ b/src/dev/sparc/T1000.py
@@ -29,9 +29,9 @@
from m5.params import *
from m5.proxy import *
from Device import BasicPioDevice, PioDevice, IsaFake, BadAddr
-from Uart import Uart8250
from Platform import Platform
-from SimConsole import SimConsole
+from Terminal import Terminal
+from Uart import Uart8250
class MmDisk(BasicPioDevice):
@@ -98,11 +98,11 @@ class T1000(Platform):
fake_ssi = IsaFake(pio_addr=0xff00000000, pio_size=0x10000000)
#warn_access="Accessing SSI -- Unimplemented!")
- hconsole = SimConsole()
+ hterm = Terminal()
hvuart = Uart8250(pio_addr=0xfff0c2c000)
htod = DumbTOD()
- pconsole = SimConsole()
+ pterm = Terminal()
puart0 = Uart8250(pio_addr=0x1f10000000)
iob = Iob()
@@ -116,8 +116,8 @@ class T1000(Platform):
# earlier, since the bus object itself is typically defined at the
# System level.
def attachIO(self, bus):
- self.hvuart.sim_console = self.hconsole
- self.puart0.sim_console = self.pconsole
+ self.hvuart.terminal = self.hterm
+ self.puart0.terminal = self.pterm
self.fake_clk.pio = bus.port
self.fake_membnks.pio = bus.port
self.fake_l2_1.pio = bus.port