summaryrefslogtreecommitdiff
path: root/src/dev/x86/I82094AA.py
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-04-26 02:04:32 -0700
committerGabe Black <gblack@eecs.umich.edu>2009-04-26 02:04:32 -0700
commit8d84f81e7041bd26320b0795800100f2aa298965 (patch)
treeec70d833374ded4ee05ab4822ac05a89c3e292fd /src/dev/x86/I82094AA.py
parent9d0fa27d092d6947eb78ed2580fcaa2b743a8f86 (diff)
downloadgem5-8d84f81e7041bd26320b0795800100f2aa298965.tar.xz
X86, Config: Make makeX86System consider the number of CPUs, and clean up interrupt assignment.
Diffstat (limited to 'src/dev/x86/I82094AA.py')
-rw-r--r--src/dev/x86/I82094AA.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/dev/x86/I82094AA.py b/src/dev/x86/I82094AA.py
index 9d57beed1..5476becc6 100644
--- a/src/dev/x86/I82094AA.py
+++ b/src/dev/x86/I82094AA.py
@@ -34,6 +34,7 @@ from X86IntPin import X86IntSinkPin
class I82094AA(BasicPioDevice):
type = 'I82094AA'
cxx_class = 'X86ISA::I82094AA'
+ apic_id = Param.Int(1, 'APIC id for this IO APIC')
pio_latency = Param.Latency('1ns', "Programmed IO latency in simticks")
pio_addr = Param.Addr("Device address")
int_port = Port("Port for sending and receiving interrupt messages")