summaryrefslogtreecommitdiff
path: root/src/dev/x86/SouthBridge.py
diff options
context:
space:
mode:
authorMitch Hayenga <mitch.hayenga@arm.com>2014-12-23 09:31:18 -0500
committerMitch Hayenga <mitch.hayenga@arm.com>2014-12-23 09:31:18 -0500
commit4acd4a205525a79555f783767ab0d6a5f9c31eb5 (patch)
treeef27988850939642b3f40adcd6e8172bbc4d5508 /src/dev/x86/SouthBridge.py
parentdf82a2d00311b96ec7fefc901232ba01bbf26d39 (diff)
downloadgem5-4acd4a205525a79555f783767ab0d6a5f9c31eb5.tar.xz
mem: Fix bug relating to writebacks and prefetches
Previously the code commented about an unhandled case where it might be possible for a writeback to arrive after a prefetch was generated but before it was sent to the memory system. I hit that case. Luckily the prefetchSquash() logic already in the code handles dropping prefetch request in certian circumstances.
Diffstat (limited to 'src/dev/x86/SouthBridge.py')
0 files changed, 0 insertions, 0 deletions