summaryrefslogtreecommitdiff
path: root/src/dev/x86/i8237.cc
diff options
context:
space:
mode:
authorJoel Hestness <hestness@cs.utexas.edu>2011-02-06 22:14:18 -0800
committerJoel Hestness <hestness@cs.utexas.edu>2011-02-06 22:14:18 -0800
commit62e05ed78a0f24982e4066adb45dc220c9e200ea (patch)
tree078e21ca8e2743ca0918837a8128c9170700e05e /src/dev/x86/i8237.cc
parent911ccef6c05fff4832245414baa7b2a67955c35a (diff)
downloadgem5-62e05ed78a0f24982e4066adb45dc220c9e200ea.tar.xz
x86: Add checkpointing capability to devices
Add checkpointing capability to the Intel 8254 timer, CMOS, I8042, PS2 Keyboard and Mouse, I82094AA, I8237, I8254, I8259, and speaker devices
Diffstat (limited to 'src/dev/x86/i8237.cc')
-rw-r--r--src/dev/x86/i8237.cc14
1 files changed, 13 insertions, 1 deletions
diff --git a/src/dev/x86/i8237.cc b/src/dev/x86/i8237.cc
index f6ea9d75f..a43c1ec91 100644
--- a/src/dev/x86/i8237.cc
+++ b/src/dev/x86/i8237.cc
@@ -119,12 +119,24 @@ X86ISA::I8237::write(PacketPtr pkt)
case 0xf:
panic("Write to i8237 write all mask register bits unimplemented.\n");
default:
- panic("Write to undefined i8254 register.\n");
+ panic("Write to undefined i8237 register.\n");
}
pkt->makeAtomicResponse();
return latency;
}
+void
+X86ISA::I8237::serialize(std::ostream &os)
+{
+ SERIALIZE_SCALAR(maskReg);
+}
+
+void
+X86ISA::I8237::unserialize(Checkpoint *cp, const std::string &section)
+{
+ UNSERIALIZE_SCALAR(maskReg);
+}
+
X86ISA::I8237 *
I8237Params::create()
{