summaryrefslogtreecommitdiff
path: root/src/dev/x86
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2019-01-25 14:26:21 +0000
committerAndreas Sandberg <andreas.sandberg@arm.com>2019-02-12 09:43:00 +0000
commitef71a987c1987f7543d3bf76ed9e5ce62f4d1daa (patch)
treec672aa096c0088820c7ffa341b2d603cef6f66d6 /src/dev/x86
parent9fbfb45e51e657b364334a1c96ba23698d181edb (diff)
downloadgem5-ef71a987c1987f7543d3bf76ed9e5ce62f4d1daa.tar.xz
python: Don't assume SimObjects live in the global namespace
The importer in Python 3 doesn't like the way we import SimObjects from the global namespace. Convert the existing SimObject declarations to import from m5.objects. As a side-effect, this makes these files consistent with configuration files. Change-Id: I11153502b430822130722839e1fa767b82a027aa Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/15981 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Diffstat (limited to 'src/dev/x86')
-rw-r--r--src/dev/x86/Cmos.py4
-rw-r--r--src/dev/x86/I8042.py6
-rw-r--r--src/dev/x86/I82094AA.py4
-rw-r--r--src/dev/x86/I8237.py2
-rw-r--r--src/dev/x86/I8254.py4
-rw-r--r--src/dev/x86/I8259.py4
-rw-r--r--src/dev/x86/Pc.py12
-rw-r--r--src/dev/x86/PcSpeaker.py2
-rw-r--r--src/dev/x86/SouthBridge.py18
9 files changed, 28 insertions, 28 deletions
diff --git a/src/dev/x86/Cmos.py b/src/dev/x86/Cmos.py
index c0b2be58a..9bc395cb2 100644
--- a/src/dev/x86/Cmos.py
+++ b/src/dev/x86/Cmos.py
@@ -28,8 +28,8 @@
from m5.params import *
from m5.proxy import *
-from Device import BasicPioDevice
-from X86IntPin import X86IntSourcePin
+from m5.objects.Device import BasicPioDevice
+from m5.objects.X86IntPin import X86IntSourcePin
class Cmos(BasicPioDevice):
type = 'Cmos'
diff --git a/src/dev/x86/I8042.py b/src/dev/x86/I8042.py
index 43e70d6e4..5615d3e9f 100644
--- a/src/dev/x86/I8042.py
+++ b/src/dev/x86/I8042.py
@@ -28,9 +28,9 @@
from m5.params import *
from m5.proxy import *
-from Device import BasicPioDevice
-from X86IntPin import X86IntSourcePin
-from PS2 import *
+from m5.objects.Device import BasicPioDevice
+from m5.objects.X86IntPin import X86IntSourcePin
+from m5.objects.PS2 import *
class I8042(BasicPioDevice):
type = 'I8042'
diff --git a/src/dev/x86/I82094AA.py b/src/dev/x86/I82094AA.py
index 7e71cdfc1..d848904f0 100644
--- a/src/dev/x86/I82094AA.py
+++ b/src/dev/x86/I82094AA.py
@@ -28,8 +28,8 @@
from m5.params import *
from m5.proxy import *
-from Device import BasicPioDevice
-from X86IntPin import X86IntSinkPin
+from m5.objects.Device import BasicPioDevice
+from m5.objects.X86IntPin import X86IntSinkPin
class I82094AA(BasicPioDevice):
type = 'I82094AA'
diff --git a/src/dev/x86/I8237.py b/src/dev/x86/I8237.py
index a4c5e3ad5..22e29ba5f 100644
--- a/src/dev/x86/I8237.py
+++ b/src/dev/x86/I8237.py
@@ -28,7 +28,7 @@
from m5.params import *
from m5.proxy import *
-from Device import BasicPioDevice
+from m5.objects.Device import BasicPioDevice
class I8237(BasicPioDevice):
type = 'I8237'
diff --git a/src/dev/x86/I8254.py b/src/dev/x86/I8254.py
index 574dd81c2..f0a6b2222 100644
--- a/src/dev/x86/I8254.py
+++ b/src/dev/x86/I8254.py
@@ -28,8 +28,8 @@
from m5.params import *
from m5.proxy import *
-from Device import BasicPioDevice
-from X86IntPin import X86IntSourcePin
+from m5.objects.Device import BasicPioDevice
+from m5.objects.X86IntPin import X86IntSourcePin
class I8254(BasicPioDevice):
type = 'I8254'
diff --git a/src/dev/x86/I8259.py b/src/dev/x86/I8259.py
index 4403c3f53..7066cb846 100644
--- a/src/dev/x86/I8259.py
+++ b/src/dev/x86/I8259.py
@@ -28,8 +28,8 @@
from m5.params import *
from m5.proxy import *
-from Device import BasicPioDevice
-from X86IntPin import X86IntSourcePin, X86IntSinkPin
+from m5.objects.Device import BasicPioDevice
+from m5.objects.X86IntPin import X86IntSourcePin, X86IntSinkPin
class X86I8259CascadeMode(Enum):
map = {'I8259Master' : 0,
diff --git a/src/dev/x86/Pc.py b/src/dev/x86/Pc.py
index 4d20214ad..0e75a2e51 100644
--- a/src/dev/x86/Pc.py
+++ b/src/dev/x86/Pc.py
@@ -29,12 +29,12 @@
from m5.params import *
from m5.proxy import *
-from Device import IsaFake
-from Platform import Platform
-from SouthBridge import SouthBridge
-from Terminal import Terminal
-from Uart import Uart8250
-from PciHost import GenericPciHost
+from m5.objects.Device import IsaFake
+from m5.objects.Platform import Platform
+from m5.objects.SouthBridge import SouthBridge
+from m5.objects.Terminal import Terminal
+from m5.objects.Uart import Uart8250
+from m5.objects.PciHost import GenericPciHost
def x86IOAddress(port):
IO_address_space_base = 0x8000000000000000
diff --git a/src/dev/x86/PcSpeaker.py b/src/dev/x86/PcSpeaker.py
index f1c23157b..079a3d8da 100644
--- a/src/dev/x86/PcSpeaker.py
+++ b/src/dev/x86/PcSpeaker.py
@@ -28,7 +28,7 @@
from m5.params import *
from m5.proxy import *
-from Device import BasicPioDevice
+from m5.objects.Device import BasicPioDevice
class PcSpeaker(BasicPioDevice):
type = 'PcSpeaker'
diff --git a/src/dev/x86/SouthBridge.py b/src/dev/x86/SouthBridge.py
index 704656594..7029eb358 100644
--- a/src/dev/x86/SouthBridge.py
+++ b/src/dev/x86/SouthBridge.py
@@ -28,15 +28,15 @@
from m5.params import *
from m5.proxy import *
-from Cmos import Cmos
-from I8042 import I8042
-from I82094AA import I82094AA
-from I8237 import I8237
-from I8254 import I8254
-from I8259 import I8259
-from Ide import IdeController
-from PcSpeaker import PcSpeaker
-from X86IntPin import X86IntLine
+from m5.objects.Cmos import Cmos
+from m5.objects.I8042 import I8042
+from m5.objects.I82094AA import I82094AA
+from m5.objects.I8237 import I8237
+from m5.objects.I8254 import I8254
+from m5.objects.I8259 import I8259
+from m5.objects.Ide import IdeController
+from m5.objects.PcSpeaker import PcSpeaker
+from m5.objects.X86IntPin import X86IntLine
from m5.SimObject import SimObject
def x86IOAddress(port):