diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2012-09-21 10:11:24 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2012-09-21 10:11:24 -0400 |
| commit | 4aee3aa073f9a20fff88daf0dd224e5c11d84b4e (patch) | |
| tree | 3bd74d6212cad1ea572fa3a3c355d7ec419b2a9e /src/mem/Bus.py | |
| parent | 166afc43e0bc2636b6824dd56b59ddbf12ddb4c1 (diff) | |
| download | gem5-4aee3aa073f9a20fff88daf0dd224e5c11d84b4e.tar.xz | |
Mem: Tidy up bus member variables types
This patch merely tidies up the types used for the bus member
variables. It also makes the constant ones const.
Diffstat (limited to 'src/mem/Bus.py')
| -rw-r--r-- | src/mem/Bus.py | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mem/Bus.py b/src/mem/Bus.py index d24cefa62..447fc723e 100644 --- a/src/mem/Bus.py +++ b/src/mem/Bus.py @@ -50,9 +50,9 @@ class BaseBus(MemObject): # Override the default clock clock = '1GHz' header_cycles = Param.Cycles(1, "cycles of overhead per transaction") - width = Param.Int(8, "bus width (bytes)") - block_size = Param.Int(64, "The default block size if not set by " \ - "any connected module") + width = Param.Unsigned(8, "bus width (bytes)") + block_size = Param.Unsigned(64, "The default block size if not set by " \ + "any connected module") # The default port can be left unconnected, or be used to connect # a default slave port |