summaryrefslogtreecommitdiff
path: root/src/mem/ExternalMaster.py
diff options
context:
space:
mode:
authorDaniel R. Carvalho <odanrc@yahoo.com.br>2019-01-30 14:46:22 +0100
committerDaniel Carvalho <odanrc@yahoo.com.br>2019-04-19 16:34:00 +0000
commit9f32d74db86c8977ab16f2671830f6cdfe3c068b (patch)
treeb7dd3a867cbe1f7fc29fa68d8173160632523fdf /src/mem/ExternalMaster.py
parentf699e91fe53870b6a7f0e9fe61cc92fc44b1033b (diff)
downloadgem5-9f32d74db86c8977ab16f2671830f6cdfe3c068b.tar.xz
mem-cache: Move Target to QueueEntry
WriteQueueEntry's target has 100% functionality overlap with MSHR's, therefore make it base to MSHR::Target. Change-Id: I48614e78179d708bd91bbe75a752e5a05146e8eb Signed-off-by: Daniel R. Carvalho <odanrc@yahoo.com.br> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/17534 Tested-by: kokoro <noreply+kokoro@google.com> Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Maintainer: Nikos Nikoleris <nikos.nikoleris@arm.com>
Diffstat (limited to 'src/mem/ExternalMaster.py')
0 files changed, 0 insertions, 0 deletions