summaryrefslogtreecommitdiff
path: root/src/mem/MemChecker.py
diff options
context:
space:
mode:
authorMarco Elver <Marco.Elver@ARM.com>2014-12-23 09:31:17 -0500
committerMarco Elver <Marco.Elver@ARM.com>2014-12-23 09:31:17 -0500
commitdd0f3943e20072021987780d6b15f531a4be2fca (patch)
tree2cbab7ddb2c4782455db28020e643fe0987ef991 /src/mem/MemChecker.py
parent184fefbb3bbaf93bccd65e73d3d08c7decc16e8a (diff)
downloadgem5-dd0f3943e20072021987780d6b15f531a4be2fca.tar.xz
mem: Add MemChecker and MemCheckerMonitor
This patch adds the MemChecker and MemCheckerMonitor classes. While MemChecker can be integrated anywhere in the system and is independent, the most convenient usage is through the MemCheckerMonitor -- this however, puts limitations on where the MemChecker is able to observe read/write transactions.
Diffstat (limited to 'src/mem/MemChecker.py')
-rw-r--r--src/mem/MemChecker.py58
1 files changed, 58 insertions, 0 deletions
diff --git a/src/mem/MemChecker.py b/src/mem/MemChecker.py
new file mode 100644
index 000000000..5126f4364
--- /dev/null
+++ b/src/mem/MemChecker.py
@@ -0,0 +1,58 @@
+# Copyright (c) 2014 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder. You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Marco Elver
+
+from MemObject import MemObject
+from m5.SimObject import SimObject
+from m5.params import *
+from m5.proxy import *
+
+class MemChecker(SimObject):
+ type = 'MemChecker'
+ cxx_header = "mem/mem_checker.hh"
+
+class MemCheckerMonitor(MemObject):
+ type = 'MemCheckerMonitor'
+ cxx_header = "mem/mem_checker_monitor.hh"
+
+ # one port in each direction
+ master = MasterPort("Master port")
+ slave = SlavePort("Slave port")
+ cpu_side = SlavePort("Alias for slave")
+ mem_side = MasterPort("Alias for master")
+ warn_only = Param.Bool(False, "Warn about violations only")
+ memchecker = Param.MemChecker("Instance shared with other monitors")
+