diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2010-11-19 18:00:39 -0600 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2010-11-19 18:00:39 -0600 |
| commit | e1b9a815dd34b8c2ff9db1225d3553eab287ba1b (patch) | |
| tree | 3f71a4461ca57c215ba9abac0449fb251eb52e80 /src/mem/SConscript | |
| parent | 92655b6399df526c8fe69f3b566dc9c7761782e3 (diff) | |
| download | gem5-e1b9a815dd34b8c2ff9db1225d3553eab287ba1b.tar.xz | |
SCons: Support building without an ISA
Diffstat (limited to 'src/mem/SConscript')
| -rw-r--r-- | src/mem/SConscript | 10 |
1 files changed, 6 insertions, 4 deletions
diff --git a/src/mem/SConscript b/src/mem/SConscript index 46de3eb57..52c530732 100644 --- a/src/mem/SConscript +++ b/src/mem/SConscript @@ -33,21 +33,23 @@ Import('*') SimObject('Bridge.py') SimObject('Bus.py') SimObject('MemObject.py') -SimObject('PhysicalMemory.py') Source('bridge.cc') Source('bus.cc') -Source('dram.cc') Source('mem_object.cc') Source('packet.cc') -Source('physical.cc') Source('port.cc') Source('tport.cc') Source('mport.cc') +if env['TARGET_ISA'] != 'no': + SimObject('PhysicalMemory.py') + Source('dram.cc') + Source('physical.cc') + if env['FULL_SYSTEM']: Source('vport.cc') -else: +elif env['TARGET_ISA'] != 'no': Source('page_table.cc') Source('translating_port.cc') |