summaryrefslogtreecommitdiff
path: root/src/mem/SimpleDRAM.py
diff options
context:
space:
mode:
authorAni Udipi <ani.udipi@arm.com>2013-11-01 11:56:22 -0400
committerAni Udipi <ani.udipi@arm.com>2013-11-01 11:56:22 -0400
commit8bc855fa15bc936cae8418a4b13eebc35526dff1 (patch)
treeb815c2a0ba8a991763c9ff3b1a5594e72dbcc8cd /src/mem/SimpleDRAM.py
parent7645c8e611b5530b82789246b5025558f4b1a422 (diff)
downloadgem5-8bc855fa15bc936cae8418a4b13eebc35526dff1.tar.xz
mem: Make tXAW enforcement less conservative and per rank
This patch changes the tXAW constraint so that it is enforced per rank rather than globally for all ranks in the channel. It also avoids using the bank freeAt to enforce the activation limit, as doing so also precludes performing any column or row command to the DRAM. Instead the patch introduces a new variable actAllowedAt for the banks and use this to track when a potential activation can occur.
Diffstat (limited to 'src/mem/SimpleDRAM.py')
0 files changed, 0 insertions, 0 deletions