diff options
| author | Prakash Ramrakhyani <prakash.ramrakhyani@arm.com> | 2013-06-27 05:49:50 -0400 |
|---|---|---|
| committer | Prakash Ramrakhyani <prakash.ramrakhyani@arm.com> | 2013-06-27 05:49:50 -0400 |
| commit | ac515d7a9b131ffc9e128bd209fcddb2f383808b (patch) | |
| tree | 4a445dffeed869dac321abc09b04d7c3d65601fe /src/mem/cache/BaseCache.py | |
| parent | 0d68d36b9d12c36e6201fa8bc4bec34258c04eab (diff) | |
| download | gem5-ac515d7a9b131ffc9e128bd209fcddb2f383808b.tar.xz | |
mem: Reorganize cache tags and make them a SimObject
This patch reorganizes the cache tags to allow more flexibility to
implement new replacement policies. The base tags class is now a
clocked object so that derived classes can use a clock if they need
one. Also having deriving from SimObject allows specialized Tag
classes to be swapped in/out in .py files.
The cache set is now templatized to allow it to contain customized
cache blocks with additional informaiton. This involved moving code to
the .hh file and removing cacheset.cc.
The statistics belonging to the cache tags are now including ".tags"
in their name. Hence, the stats need an update to reflect the change
in naming.
Diffstat (limited to 'src/mem/cache/BaseCache.py')
| -rw-r--r-- | src/mem/cache/BaseCache.py | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/src/mem/cache/BaseCache.py b/src/mem/cache/BaseCache.py index 706a556ed..7f2c1cc6f 100644 --- a/src/mem/cache/BaseCache.py +++ b/src/mem/cache/BaseCache.py @@ -1,4 +1,4 @@ -# Copyright (c) 2012 ARM Limited +# Copyright (c) 2012-2013 ARM Limited # All rights reserved. # # The license below extends only to copyright in the software and shall @@ -42,7 +42,7 @@ from m5.params import * from m5.proxy import * from MemObject import MemObject from Prefetcher import BasePrefetcher - +from Tags import * class BaseCache(MemObject): type = 'BaseCache' @@ -70,3 +70,4 @@ class BaseCache(MemObject): mem_side = MasterPort("Port on side closer to MEM") addr_ranges = VectorParam.AddrRange([AllMemory], "The address range for the CPU-side port") system = Param.System(Parent.any, "System we belong to") + tags = Param.BaseTags(LRU(), "Tag Store for LRU caches") |