diff options
| author | Matt Horsnell <matt.horsnell@ARM.com> | 2014-01-24 15:29:30 -0600 |
|---|---|---|
| committer | Matt Horsnell <matt.horsnell@ARM.com> | 2014-01-24 15:29:30 -0600 |
| commit | ca89eba79ebe0adc9cea7656c288e0381754171a (patch) | |
| tree | 10446c49e315ae891e625ccae48c050b4e48737a /src/mem/cache/base.hh | |
| parent | daa781d2db938dcc7bea4455b03838fa5bf6ddbf (diff) | |
| download | gem5-ca89eba79ebe0adc9cea7656c288e0381754171a.tar.xz | |
mem: track per-request latencies and access depths in the cache hierarchy
Add some values and methods to the request object to track the translation
and access latency for a request and which level of the cache hierarchy responded
to the request.
Diffstat (limited to 'src/mem/cache/base.hh')
| -rw-r--r-- | src/mem/cache/base.hh | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mem/cache/base.hh b/src/mem/cache/base.hh index dce40e915..50ba396b2 100644 --- a/src/mem/cache/base.hh +++ b/src/mem/cache/base.hh @@ -568,7 +568,7 @@ class BaseCache : public MemObject { assert(pkt->req->masterId() < system->maxMasters()); misses[pkt->cmdToIndex()][pkt->req->masterId()]++; - + pkt->req->incAccessDepth(); if (missCount) { --missCount; if (missCount == 0) |