summaryrefslogtreecommitdiff
path: root/src/mem/cache/cache.hh
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-02-15 17:40:10 -0500
committerAndreas Hansson <andreas.hansson@arm.com>2013-02-15 17:40:10 -0500
commitf6550b3d201b6b6a44b107b8fd662090095fe04b (patch)
tree01d255d0ff75c53a32d70d04ee4150650ebe430a /src/mem/cache/cache.hh
parent2f3b322280a742069fd8965d723a2205a4a8cc00 (diff)
downloadgem5-f6550b3d201b6b6a44b107b8fd662090095fe04b.tar.xz
mem: Tighten up cache constness and scoping
This patch merely adopts a more strict use of const for the cache member functions and variables, and also moves a large portion of the member functions from public to protected.
Diffstat (limited to 'src/mem/cache/cache.hh')
-rw-r--r--src/mem/cache/cache.hh24
1 files changed, 12 insertions, 12 deletions
diff --git a/src/mem/cache/cache.hh b/src/mem/cache/cache.hh
index 6b062ef40..5cd6bf961 100644
--- a/src/mem/cache/cache.hh
+++ b/src/mem/cache/cache.hh
@@ -1,5 +1,5 @@
/*
- * Copyright (c) 2012 ARM Limited
+ * Copyright (c) 2012-2013 ARM Limited
* All rights reserved.
*
* The license below extends only to copyright in the software and shall
@@ -290,12 +290,6 @@ class Cache : public BaseCache
*/
void uncacheableFlush(PacketPtr pkt);
- public:
- /** Instantiates a basic cache object. */
- Cache(const Params *p, TagStore *tags);
-
- void regStats();
-
/**
* Performs the access specified by the request.
* @param pkt The request to perform.
@@ -356,7 +350,7 @@ class Cache : public BaseCache
* current request in cpu_pkt should just be forwarded on.
*/
PacketPtr getBusPacket(PacketPtr cpu_pkt, BlkType *blk,
- bool needsExclusive);
+ bool needsExclusive) const;
/**
* Return the next MSHR to service, either a pending miss from the
@@ -389,22 +383,28 @@ class Cache : public BaseCache
return mshrQueue.allocated != 0;
}
- CacheBlk *findBlock(Addr addr) {
+ CacheBlk *findBlock(Addr addr) const {
return tags->findBlock(addr);
}
- bool inCache(Addr addr) {
+ bool inCache(Addr addr) const {
return (tags->findBlock(addr) != 0);
}
- bool inMissQueue(Addr addr) {
+ bool inMissQueue(Addr addr) const {
return (mshrQueue.findMatch(addr) != 0);
}
/**
* Find next request ready time from among possible sources.
*/
- Tick nextMSHRReadyTime();
+ Tick nextMSHRReadyTime() const;
+
+ public:
+ /** Instantiates a basic cache object. */
+ Cache(const Params *p, TagStore *tags);
+
+ void regStats();
/** serialize the state of the caches
* We currently don't support checkpointing cache state, so this panics.