summaryrefslogtreecommitdiff
path: root/src/mem/cache/tags/Tags.py
diff options
context:
space:
mode:
authorTimothy M. Jones <timothy.jones@arm.com>2014-01-24 15:29:30 -0600
committerTimothy M. Jones <timothy.jones@arm.com>2014-01-24 15:29:30 -0600
commit427ceb57a9e1c7e226a549fda4556211bf206066 (patch)
treec7e3343e83232a4b37ba5d136519c2876f612075 /src/mem/cache/tags/Tags.py
parent85e8779de78ed913bb6d2a794bee5252d719b0e5 (diff)
downloadgem5-427ceb57a9e1c7e226a549fda4556211bf206066.tar.xz
Cache: Collect very basic stats on tag and data accesses
Adds very basic statistics on the number of tag and data accesses within the cache, which is important for power modelling. For the tags, simply count the associativity of the cache each time. For the data, this depends on whether tags and data are accessed sequentially, which is given by a new parameter. In the parallel case, all data blocks are accessed each time, but with sequential accesses, a single data block is accessed only on a hit.
Diffstat (limited to 'src/mem/cache/tags/Tags.py')
-rw-r--r--src/mem/cache/tags/Tags.py2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mem/cache/tags/Tags.py b/src/mem/cache/tags/Tags.py
index c5beff4a7..7c0dded32 100644
--- a/src/mem/cache/tags/Tags.py
+++ b/src/mem/cache/tags/Tags.py
@@ -58,6 +58,8 @@ class LRU(BaseTags):
cxx_class = 'LRU'
cxx_header = "mem/cache/tags/lru.hh"
assoc = Param.Int(Parent.assoc, "associativity")
+ sequential_access = Param.Bool(Parent.sequential_access,
+ "Whether to access tags and data sequentially")
class FALRU(BaseTags):
type = 'FALRU'