summaryrefslogtreecommitdiff
path: root/src/mem/cache/tags/base.hh
diff options
context:
space:
mode:
authorDaniel R. Carvalho <odanrc@yahoo.com.br>2018-06-07 12:19:27 +0200
committerDaniel Carvalho <odanrc@yahoo.com.br>2018-10-10 18:17:42 +0000
commit86a54d91936b524c0ef0f282959f0fc29bafe7eb (patch)
treee1037f22f3a2867e64b17f3b78b0dcf7c3c62915 /src/mem/cache/tags/base.hh
parentdd017903991f51e1fa8df8dbc21cbb4a1501c1c1 (diff)
downloadgem5-86a54d91936b524c0ef0f282959f0fc29bafe7eb.tar.xz
mem-cache: Remove Packet dependency in Tags
Decouple Tags from Packets, only extracting the necessary functionality for block insertion. As a side effect, create a new function to update common insertion statistics. Change-Id: I5c58f7c17de3255beee531f72a3fd25a30d74c90 Reviewed-on: https://gem5-review.googlesource.com/c/11098 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Maintainer: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'src/mem/cache/tags/base.hh')
-rw-r--r--src/mem/cache/tags/base.hh10
1 files changed, 7 insertions, 3 deletions
diff --git a/src/mem/cache/tags/base.hh b/src/mem/cache/tags/base.hh
index 9a9de8cfa..30a7af72c 100644
--- a/src/mem/cache/tags/base.hh
+++ b/src/mem/cache/tags/base.hh
@@ -58,7 +58,6 @@
#include "base/statistics.hh"
#include "base/types.hh"
#include "mem/cache/blk.hh"
-#include "mem/packet.hh"
#include "params/BaseTags.hh"
#include "sim/clocked_object.hh"
@@ -285,10 +284,15 @@ class BaseTags : public ClockedObject
/**
* Insert the new block into the cache and update stats.
*
- * @param pkt Packet holding the address to update
+ * @param addr Address of the block.
+ * @param is_secure Whether the block is in secure space or not.
+ * @param src_master_ID The source requestor ID.
+ * @param task_ID The new task ID.
* @param blk The block to update.
*/
- virtual void insertBlock(const PacketPtr pkt, CacheBlk *blk);
+ virtual void insertBlock(const Addr addr, const bool is_secure,
+ const int src_master_ID, const uint32_t task_ID,
+ CacheBlk *blk);
/**
* Regenerate the block address.