diff options
| author | Ron Dreslinski <rdreslin@umich.edu> | 2006-10-11 00:19:31 -0400 |
|---|---|---|
| committer | Ron Dreslinski <rdreslin@umich.edu> | 2006-10-11 00:19:31 -0400 |
| commit | 04f71f1226d0eb20694806b2a3b2546238eb4f5b (patch) | |
| tree | a1aa38696971d7f8130cfc595fd2f93e2ea0b14f /src/mem/cache | |
| parent | 23bbd144261430c0071daaecfcda8524d302bea9 (diff) | |
| download | gem5-04f71f1226d0eb20694806b2a3b2546238eb4f5b.tar.xz | |
When turning asserts into if's don't forget to invert.
src/mem/cache/base_cache.cc:
When turning asserts into if's don't forget to invert.
Must be too sleepy.
--HG--
extra : convert_revision : ea38d5a4b4ddde7b5266b3b2c83bbc256218af9a
Diffstat (limited to 'src/mem/cache')
| -rw-r--r-- | src/mem/cache/base_cache.cc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mem/cache/base_cache.cc b/src/mem/cache/base_cache.cc index 8b724209e..328e1c7cc 100644 --- a/src/mem/cache/base_cache.cc +++ b/src/mem/cache/base_cache.cc @@ -135,7 +135,7 @@ BaseCache::CachePort::recvRetry() else if (!isCpuSide) { DPRINTF(CachePort, "%s attempting to send a retry for MSHR\n", name()); - if (cache->doMasterRequest()) { + if (!cache->doMasterRequest()) { //This can happen if I am the owner of a block and see an upgrade //while the block was in my WB Buffers. I just remove the //wb and de-assert the masterRequest @@ -243,7 +243,7 @@ BaseCache::CacheEvent::process() else if (!cachePort->isCpuSide) { //MSHR DPRINTF(CachePort, "%s trying to send a MSHR request\n", cachePort->name()); - if (cachePort->cache->doMasterRequest()) { + if (!cachePort->cache->doMasterRequest()) { //This can happen if I am the owner of a block and see an upgrade //while the block was in my WB Buffers. I just remove the //wb and de-assert the masterRequest |