summaryrefslogtreecommitdiff
path: root/src/mem/cache
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2009-09-23 08:34:21 -0700
committerNathan Binkert <nate@binkert.org>2009-09-23 08:34:21 -0700
commitd9f39c8ce75aac84c88b32392c2967344362906b (patch)
tree40b5c2bd6972e971b9d540691487d0256bf2e031 /src/mem/cache
parent2278363015a2a5cc850b38213833096d33b496e8 (diff)
downloadgem5-d9f39c8ce75aac84c88b32392c2967344362906b.tar.xz
arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
Diffstat (limited to 'src/mem/cache')
-rw-r--r--src/mem/cache/builder.cc3
-rw-r--r--src/mem/cache/prefetch/base.cc4
2 files changed, 5 insertions, 2 deletions
diff --git a/src/mem/cache/builder.cc b/src/mem/cache/builder.cc
index 599353b88..bd9eb9acc 100644
--- a/src/mem/cache/builder.cc
+++ b/src/mem/cache/builder.cc
@@ -33,9 +33,10 @@
* @file
* Simobject instatiation of caches.
*/
+#include <list>
#include <vector>
-// Must be included first to determine which caches we want
+#include "config/the_isa.hh"
#include "enums/Prefetch.hh"
#include "mem/config/cache.hh"
#include "mem/cache/base.hh"
diff --git a/src/mem/cache/prefetch/base.cc b/src/mem/cache/prefetch/base.cc
index f20a306cb..f0e244a09 100644
--- a/src/mem/cache/prefetch/base.cc
+++ b/src/mem/cache/prefetch/base.cc
@@ -33,12 +33,14 @@
* Hardware Prefetcher Definition.
*/
+#include <list>
+
#include "arch/isa_traits.hh"
#include "base/trace.hh"
+#include "config/the_isa.hh"
#include "mem/cache/base.hh"
#include "mem/cache/prefetch/base.hh"
#include "mem/request.hh"
-#include <list>
BasePrefetcher::BasePrefetcher(const BaseCacheParams *p)
: size(p->prefetcher_size), pageStop(!p->prefetch_past_page),