summaryrefslogtreecommitdiff
path: root/src/mem/dram_ctrl.hh
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2014-05-09 18:58:49 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2014-05-09 18:58:49 -0400
commitcc4ca78f99f1e08309461554362ec09d3e5eed26 (patch)
tree29d45dafc8558247215ea07527e8c5e4a5d1992d /src/mem/dram_ctrl.hh
parent8c56efe74799b8495ad4dbee061ac62ddbf534d4 (diff)
downloadgem5-cc4ca78f99f1e08309461554362ec09d3e5eed26.tar.xz
mem: Add DRAM cycle time
This patch extends the current timing parameters with the DRAM cycle time. This is needed as the DRAMPower tool expects timestamps in DRAM cycles. At the moment we could get away with doing this in a post-processing step as the DRAMPower execution is separate from the simulation run. However, in the long run we want the tool to be called during the simulation, and then the cycle time is needed.
Diffstat (limited to 'src/mem/dram_ctrl.hh')
-rw-r--r--src/mem/dram_ctrl.hh1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mem/dram_ctrl.hh b/src/mem/dram_ctrl.hh
index 24f9729c5..0dbff7eaf 100644
--- a/src/mem/dram_ctrl.hh
+++ b/src/mem/dram_ctrl.hh
@@ -468,6 +468,7 @@ class DRAMCtrl : public AbstractMemory
* Basic memory timing parameters initialized based on parameter
* values.
*/
+ const Tick tCK;
const Tick tWTR;
const Tick tRTW;
const Tick tBURST;