summaryrefslogtreecommitdiff
path: root/src/mem/dramsim2_wrapper.hh
diff options
context:
space:
mode:
authorAndreas Sandberg <Andreas.Sandberg@ARM.com>2014-08-26 10:13:23 -0400
committerAndreas Sandberg <Andreas.Sandberg@ARM.com>2014-08-26 10:13:23 -0400
commita3d3eb0ff777e0580aa30f52f31958a090cbe3af (patch)
tree0827b8360c703fa9cba3ec29bb85558459d45405 /src/mem/dramsim2_wrapper.hh
parent3efabb4b2f59526e35b647aa16ffc1124e002924 (diff)
downloadgem5-a3d3eb0ff777e0580aa30f52f31958a090cbe3af.tar.xz
sparc: Fixup bit ordering in the PSTATE bit union
The order of the MSB and LSB bit of the mm field in the PSTATE union is wrong. Any access to this field will currently be ignored and reads will always return zero. This patch fixes the ordering so it is <MSB, LSB> instead of <LSB, MSB>.
Diffstat (limited to 'src/mem/dramsim2_wrapper.hh')
0 files changed, 0 insertions, 0 deletions