summaryrefslogtreecommitdiff
path: root/src/mem/physical.hh
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2020-01-09 01:08:09 -0800
committerGabe Black <gabeblack@google.com>2020-01-14 02:19:19 +0000
commit80c5add40b096e29fa45d266104af54733f925f0 (patch)
treeb87ae87e9f8980c1b8caa51be91b4422592253da /src/mem/physical.hh
parent8a3ba27dfe5e5b716b9b35e0ef62c40d5b5cc223 (diff)
downloadgem5-80c5add40b096e29fa45d266104af54733f925f0.tar.xz
x86: Stop clearing RAX for BIST in initCPU.
This doesn't actually change any behavior since RAX was being zeroed anyway, but since we don't and almost certainly never will have a BIST and the BIST is optional even in real hardware, we can drop it and simplify initCPU a little further. This reduces x86's initCPU function to just an invocation of InitInterrupt's invoke. Change-Id: I56b1aae2c1a738ef7ffabcf648dd7d0fb819d4e0 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/24187 Tested-by: kokoro <noreply+kokoro@google.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'src/mem/physical.hh')
0 files changed, 0 insertions, 0 deletions