summaryrefslogtreecommitdiff
path: root/src/mem/protocol/MESI_Two_Level-L1cache.sm
diff options
context:
space:
mode:
authorJoel Hestness <jthestness@gmail.com>2015-08-14 00:19:45 -0500
committerJoel Hestness <jthestness@gmail.com>2015-08-14 00:19:45 -0500
commit905c0b347c785d07b606b6a9f3c6bbdf8ebe96a7 (patch)
treee04c0fe6cf9ff037281e618a808bd390c6457f5b /src/mem/protocol/MESI_Two_Level-L1cache.sm
parent581bae9ecbafd5e94c5405ca925a55cc6e5d7488 (diff)
downloadgem5-905c0b347c785d07b606b6a9f3c6bbdf8ebe96a7.tar.xz
ruby: Protocol changes for SimObject MessageBuffers
Diffstat (limited to 'src/mem/protocol/MESI_Two_Level-L1cache.sm')
-rw-r--r--src/mem/protocol/MESI_Two_Level-L1cache.sm14
1 files changed, 7 insertions, 7 deletions
diff --git a/src/mem/protocol/MESI_Two_Level-L1cache.sm b/src/mem/protocol/MESI_Two_Level-L1cache.sm
index 4f9928bf1..dcf2251d6 100644
--- a/src/mem/protocol/MESI_Two_Level-L1cache.sm
+++ b/src/mem/protocol/MESI_Two_Level-L1cache.sm
@@ -43,27 +43,27 @@ machine(L1Cache, "MESI Directory L1 Cache CMP")
// a local L1 -> this L2 bank, currently ordered with directory forwarded requests
MessageBuffer * requestFromL1Cache, network="To", virtual_network="0",
- ordered="false", vnet_type="request";
+ vnet_type="request";
// a local L1 -> this L2 bank
MessageBuffer * responseFromL1Cache, network="To", virtual_network="1",
- ordered="false", vnet_type="response";
+ vnet_type="response";
MessageBuffer * unblockFromL1Cache, network="To", virtual_network="2",
- ordered="false", vnet_type="unblock";
+ vnet_type="unblock";
// To this node's L1 cache FROM the network
// a L2 bank -> this L1
MessageBuffer * requestToL1Cache, network="From", virtual_network="2",
- ordered="false", vnet_type="request";
+ vnet_type="request";
// a L2 bank -> this L1
MessageBuffer * responseToL1Cache, network="From", virtual_network="1",
- ordered="false", vnet_type="response";
+ vnet_type="response";
{
// Request Buffer for prefetches
- MessageBuffer optionalQueue, ordered="false";
+ MessageBuffer optionalQueue;
// STATES
state_declaration(State, desc="Cache states", default="L1Cache_State_I") {
@@ -151,7 +151,7 @@ machine(L1Cache, "MESI Directory L1 Cache CMP")
TBETable TBEs, template="<L1Cache_TBE>", constructor="m_number_of_TBEs";
- MessageBuffer mandatoryQueue, ordered="false";
+ MessageBuffer mandatoryQueue;
int l2_select_low_bit, default="RubySystem::getBlockSizeBits()";