summaryrefslogtreecommitdiff
path: root/src/mem/protocol/MESI_Two_Level-L2cache.sm
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@gmail.com>2015-12-30 11:18:44 -0500
committerSteve Reinhardt <stever@gmail.com>2015-12-30 11:18:44 -0500
commit3840a72f372600ca177ac8765d80853cc92988d0 (patch)
treeb15f54e3a47e3d66259769ea66c9e4bf25a823d0 /src/mem/protocol/MESI_Two_Level-L2cache.sm
parent2b49d3b6cabe8944d01d84fb6bee645920032768 (diff)
downloadgem5-3840a72f372600ca177ac8765d80853cc92988d0.tar.xz
stats: more updates due to PCI changes
A couple of the long regressions have been showing as CHANGED since 11244:a2af58a06c4e despite the updates in 11245:1c5102c0a7a9. The x86 regression looks like it was just missed, but it's not clear why the ARM one is giving different results (perhaps a non-determinism between zizzer and wherever the updated results were run?).
Diffstat (limited to 'src/mem/protocol/MESI_Two_Level-L2cache.sm')
0 files changed, 0 insertions, 0 deletions