summaryrefslogtreecommitdiff
path: root/src/mem/protocol/MI_example-cache.sm
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2012-01-23 11:07:11 -0600
committerNilay Vaish <nilay@cs.wisc.edu>2012-01-23 11:07:11 -0600
commit9481d05b8aea0faf336f604f3e18b451d5197c12 (patch)
treeb5f2ee3155149449b1b187f0d3d64d511ea113fe /src/mem/protocol/MI_example-cache.sm
parentacd289b7ef5862bdac391672f0e1ad20fbfadab0 (diff)
downloadgem5-9481d05b8aea0faf336f604f3e18b451d5197c12.tar.xz
MemCmd: Add a command for invalidation requests to LSQ
This command will be sent from the memory system (Ruby) to the LSQ of an O3 CPU so that the LSQ, if it needs to, invalidates the address in the request packet.
Diffstat (limited to 'src/mem/protocol/MI_example-cache.sm')
0 files changed, 0 insertions, 0 deletions