diff options
author | Iru Cai <mytbk920423@gmail.com> | 2019-02-28 17:07:16 +0800 |
---|---|---|
committer | Iru Cai <mytbk920423@gmail.com> | 2019-03-20 16:08:09 +0800 |
commit | 0ca254aa8381ba2fae61a4a056301e35da9ffab3 (patch) | |
tree | 612664055ade4cca58186a76fee4dd7522aeb305 /src/mem/protocol/RubySlicc_Defines.sm | |
parent | 476fd104a80095207eec0b594baa642937fbac01 (diff) | |
download | gem5-0ca254aa8381ba2fae61a4a056301e35da9ffab3.tar.xz |
invisispec-1.0 source
Diffstat (limited to 'src/mem/protocol/RubySlicc_Defines.sm')
-rw-r--r-- | src/mem/protocol/RubySlicc_Defines.sm | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mem/protocol/RubySlicc_Defines.sm b/src/mem/protocol/RubySlicc_Defines.sm index eb235f8f3..7df82847e 100644 --- a/src/mem/protocol/RubySlicc_Defines.sm +++ b/src/mem/protocol/RubySlicc_Defines.sm @@ -35,7 +35,7 @@ Cycles recycle_latency; // Functions implemented in the AbstractController class for // making timing access to the memory maintained by the // memory controllers. -void queueMemoryRead(MachineID id, Addr addr, Cycles latency); +void queueMemoryRead(MachineID id, Addr addr, Cycles latency, MachineID origin, int idx, int type); void queueMemoryWrite(MachineID id, Addr addr, Cycles latency, DataBlock block); void queueMemoryWritePartial(MachineID id, Addr addr, Cycles latency, |