diff options
author | Brad Beckmann <Brad.Beckmann@amd.com> | 2010-08-20 11:46:12 -0700 |
---|---|---|
committer | Brad Beckmann <Brad.Beckmann@amd.com> | 2010-08-20 11:46:12 -0700 |
commit | 8e5c441a54b481085d6311f14af66e41b5766f91 (patch) | |
tree | 8d0e6f8395685fb8a7fb2eda83e572301e687d1a /src/mem/protocol | |
parent | 54d76f0ce5d721ad3b4de168db98054844e634cc (diff) | |
download | gem5-8e5c441a54b481085d6311f14af66e41b5766f91.tar.xz |
ruby: fix ruby llsc support to sync sc outcomes
Added support so that ruby can determine the outcome of store conditional
operations and reflect that outcome to M5 physical memory and cpus.
Diffstat (limited to 'src/mem/protocol')
-rw-r--r-- | src/mem/protocol/RubySlicc_Exports.sm | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mem/protocol/RubySlicc_Exports.sm b/src/mem/protocol/RubySlicc_Exports.sm index d29620d16..4cea7c379 100644 --- a/src/mem/protocol/RubySlicc_Exports.sm +++ b/src/mem/protocol/RubySlicc_Exports.sm @@ -53,7 +53,6 @@ enumeration(AccessPermission, desc="...", default="AccessPermission_NotPresent") Read_Write, desc="Read/Write"; Invalid, desc="Invalid"; NotPresent, desc="NotPresent"; - OnHold, desc="Holding a place in dnuca cache"; ReadUpgradingToWrite, desc="Read only, but trying to get Read/Write"; Stale, desc="local L1 has a modified copy, assume L2 copy is stale data"; } @@ -345,6 +344,5 @@ enumeration(RequestStatus, desc="...", default="RequestStatus_NULL") { Issued, desc="The sequencer successfully issued the request"; BufferFull, desc="Can not issue because the sequencer is full"; Aliased, desc="This request aliased with a currently outstanding request"; - LlscFailed, desc="The write failed in the Load-Link Store-Conditional pair"; NULL, desc=""; } |