diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2011-03-19 18:34:37 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2011-03-19 18:34:37 -0500 |
commit | 2f4276448b82b2aa077ae257171b5cb04b7048f6 (patch) | |
tree | 7e5d6bdcf8b3028ac7aed6c889efb820b2db91d9 /src/mem/protocol | |
parent | dd9083115ed3f1ee297c2ff7255fdd3fee276e7a (diff) | |
download | gem5-2f4276448b82b2aa077ae257171b5cb04b7048f6.tar.xz |
Ruby: Convert AccessModeType to RubyAccessMode
This patch converts AccessModeType to RubyAccessMode so that both the
protocol dependent and independent code uses the same access mode.
Diffstat (limited to 'src/mem/protocol')
-rw-r--r-- | src/mem/protocol/MESI_CMP_directory-msg.sm | 2 | ||||
-rw-r--r-- | src/mem/protocol/MOESI_CMP_directory-msg.sm | 2 | ||||
-rw-r--r-- | src/mem/protocol/MOESI_CMP_token-L1cache.sm | 2 | ||||
-rw-r--r-- | src/mem/protocol/MOESI_CMP_token-dir.sm | 8 | ||||
-rw-r--r-- | src/mem/protocol/MOESI_CMP_token-msg.sm | 4 | ||||
-rw-r--r-- | src/mem/protocol/RubySlicc_Exports.sm | 13 | ||||
-rw-r--r-- | src/mem/protocol/RubySlicc_Types.sm | 2 |
7 files changed, 17 insertions, 16 deletions
diff --git a/src/mem/protocol/MESI_CMP_directory-msg.sm b/src/mem/protocol/MESI_CMP_directory-msg.sm index dff49a8c8..2292ac1d1 100644 --- a/src/mem/protocol/MESI_CMP_directory-msg.sm +++ b/src/mem/protocol/MESI_CMP_directory-msg.sm @@ -62,7 +62,7 @@ enumeration(CoherenceResponseType, desc="...") { structure(RequestMsg, desc="...", interface="NetworkMessage") { Address Address, desc="Physical address for this request"; CoherenceRequestType Type, desc="Type of request (GetS, GetX, PutX, etc)"; - AccessModeType AccessMode, desc="user/supervisor access type"; + RubyAccessMode AccessMode, desc="user/supervisor access type"; MachineID Requestor , desc="What component request"; NetDest Destination, desc="What components receive the request, includes MachineType and num"; MessageSizeType MessageSize, desc="size category of the message"; diff --git a/src/mem/protocol/MOESI_CMP_directory-msg.sm b/src/mem/protocol/MOESI_CMP_directory-msg.sm index c901fb4ff..07cc51c9a 100644 --- a/src/mem/protocol/MOESI_CMP_directory-msg.sm +++ b/src/mem/protocol/MOESI_CMP_directory-msg.sm @@ -84,7 +84,7 @@ structure(RequestMsg, desc="...", interface="NetworkMessage") { DataBlock DataBlk, desc="data for the cache line (DMA WRITE request)"; int Acks, desc="How many acks to expect"; MessageSizeType MessageSize, desc="size category of the message"; - AccessModeType AccessMode, desc="user/supervisor access type"; + RubyAccessMode AccessMode, desc="user/supervisor access type"; PrefetchBit Prefetch, desc="Is this a prefetch request"; } diff --git a/src/mem/protocol/MOESI_CMP_token-L1cache.sm b/src/mem/protocol/MOESI_CMP_token-L1cache.sm index 7683b485f..f801bebd8 100644 --- a/src/mem/protocol/MOESI_CMP_token-L1cache.sm +++ b/src/mem/protocol/MOESI_CMP_token-L1cache.sm @@ -149,7 +149,7 @@ machine(L1Cache, "Token protocol") AccessType AccessType, desc="Type of request (used for profiling)"; Time IssueTime, desc="Time the request was issued"; - AccessModeType AccessMode, desc="user/supervisor access type"; + RubyAccessMode AccessMode, desc="user/supervisor access type"; PrefetchBit Prefetch, desc="Is this a prefetch request"; } diff --git a/src/mem/protocol/MOESI_CMP_token-dir.sm b/src/mem/protocol/MOESI_CMP_token-dir.sm index 5cad4d448..c411d1c4b 100644 --- a/src/mem/protocol/MOESI_CMP_token-dir.sm +++ b/src/mem/protocol/MOESI_CMP_token-dir.sm @@ -424,7 +424,7 @@ machine(Directory, "Token protocol") out_msg.Destination.add(map_Address_to_Directory(address)); out_msg.MessageSize := MessageSizeType:Persistent_Control; out_msg.Prefetch := PrefetchBit:No; - out_msg.AccessMode := AccessModeType:SupervisorMode; + out_msg.AccessMode := RubyAccessMode:Supervisor; } markPersistentEntries(address); starving := true; @@ -466,7 +466,7 @@ machine(Directory, "Token protocol") out_msg.RetryNum := 0; out_msg.MessageSize := MessageSizeType:Broadcast_Control; out_msg.Prefetch := PrefetchBit:No; - out_msg.AccessMode := AccessModeType:SupervisorMode; + out_msg.AccessMode := RubyAccessMode:Supervisor; } } } @@ -494,7 +494,7 @@ machine(Directory, "Token protocol") out_msg.Destination.add(map_Address_to_Directory(address)); out_msg.MessageSize := MessageSizeType:Persistent_Control; out_msg.Prefetch := PrefetchBit:No; - out_msg.AccessMode := AccessModeType:SupervisorMode; + out_msg.AccessMode := RubyAccessMode:Supervisor; } markPersistentEntries(address); starving := true; @@ -532,7 +532,7 @@ machine(Directory, "Token protocol") out_msg.RetryNum := 0; out_msg.MessageSize := MessageSizeType:Broadcast_Control; out_msg.Prefetch := PrefetchBit:No; - out_msg.AccessMode := AccessModeType:SupervisorMode; + out_msg.AccessMode := RubyAccessMode:Supervisor; } } } diff --git a/src/mem/protocol/MOESI_CMP_token-msg.sm b/src/mem/protocol/MOESI_CMP_token-msg.sm index fd7266c99..6f1504d54 100644 --- a/src/mem/protocol/MOESI_CMP_token-msg.sm +++ b/src/mem/protocol/MOESI_CMP_token-msg.sm @@ -78,7 +78,7 @@ structure(PersistentMsg, desc="...", interface="NetworkMessage") { MachineID Requestor, desc="Node who initiated the request"; NetDest Destination, desc="Destination set"; MessageSizeType MessageSize, desc="size category of the message"; - AccessModeType AccessMode, desc="user/supervisor access type"; + RubyAccessMode AccessMode, desc="user/supervisor access type"; PrefetchBit Prefetch, desc="Is this a prefetch request"; } @@ -91,7 +91,7 @@ structure(RequestMsg, desc="...", interface="NetworkMessage") { bool isLocal, desc="Is this request from a local L1"; int RetryNum, desc="retry sequence number"; MessageSizeType MessageSize, desc="size category of the message"; - AccessModeType AccessMode, desc="user/supervisor access type"; + RubyAccessMode AccessMode, desc="user/supervisor access type"; PrefetchBit Prefetch, desc="Is this a prefetch request"; } diff --git a/src/mem/protocol/RubySlicc_Exports.sm b/src/mem/protocol/RubySlicc_Exports.sm index e3eb8ebeb..7258e9ccd 100644 --- a/src/mem/protocol/RubySlicc_Exports.sm +++ b/src/mem/protocol/RubySlicc_Exports.sm @@ -193,10 +193,11 @@ enumeration(AccessType, desc="...") { Write, desc="Writing to cache"; } -// AccessModeType -enumeration(AccessModeType, default="AccessModeType_UserMode", desc="...") { - SupervisorMode, desc="Supervisor mode"; - UserMode, desc="User mode"; +// RubyAccessMode +enumeration(RubyAccessMode, default="RubyAccessMode_User", desc="...") { + Supervisor, desc="Supervisor mode"; + User, desc="User mode"; + Device, desc="Device mode"; } enumeration(PrefetchBit, default="PrefetchBit_No", desc="...") { @@ -212,7 +213,7 @@ structure(CacheMsg, desc="...", interface="Message") { Address PhysicalAddress, desc="Physical address for this request"; CacheRequestType Type, desc="Type of request (LD, ST, etc)"; Address ProgramCounter, desc="Program counter of the instruction that caused the miss"; - AccessModeType AccessMode, desc="user/supervisor access type"; + RubyAccessMode AccessMode, desc="user/supervisor access type"; int Size, desc="size in bytes of access"; PrefetchBit Prefetch, desc="Is this a prefetch request"; } @@ -223,7 +224,7 @@ structure(SequencerMsg, desc="...", interface="Message") { Address PhysicalAddress, desc="Physical address for this request"; SequencerRequestType Type, desc="Type of request (LD, ST, etc)"; Address ProgramCounter, desc="Program counter of the instruction that caused the miss"; - AccessModeType AccessMode, desc="user/supervisor access type"; + RubyAccessMode AccessMode, desc="user/supervisor access type"; DataBlock DataBlk, desc="Data"; int Len, desc="size in bytes of access"; PrefetchBit Prefetch, desc="Is this a prefetch request"; diff --git a/src/mem/protocol/RubySlicc_Types.sm b/src/mem/protocol/RubySlicc_Types.sm index c856dd921..d9c3077a2 100644 --- a/src/mem/protocol/RubySlicc_Types.sm +++ b/src/mem/protocol/RubySlicc_Types.sm @@ -129,7 +129,7 @@ structure (CacheMemory, external = "yes") { void profileMiss(CacheMsg); void profileGenericRequest(GenericRequestType, - AccessModeType, + RubyAccessMode, PrefetchBit); void setMRU(Address); |