summaryrefslogtreecommitdiff
path: root/src/mem/ruby/profiler/CacheProfiler.hh
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2011-03-19 18:34:37 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2011-03-19 18:34:37 -0500
commit2f4276448b82b2aa077ae257171b5cb04b7048f6 (patch)
tree7e5d6bdcf8b3028ac7aed6c889efb820b2db91d9 /src/mem/ruby/profiler/CacheProfiler.hh
parentdd9083115ed3f1ee297c2ff7255fdd3fee276e7a (diff)
downloadgem5-2f4276448b82b2aa077ae257171b5cb04b7048f6.tar.xz
Ruby: Convert AccessModeType to RubyAccessMode
This patch converts AccessModeType to RubyAccessMode so that both the protocol dependent and independent code uses the same access mode.
Diffstat (limited to 'src/mem/ruby/profiler/CacheProfiler.hh')
-rw-r--r--src/mem/ruby/profiler/CacheProfiler.hh10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/mem/ruby/profiler/CacheProfiler.hh b/src/mem/ruby/profiler/CacheProfiler.hh
index 2e59c9d82..9a8fdefb4 100644
--- a/src/mem/ruby/profiler/CacheProfiler.hh
+++ b/src/mem/ruby/profiler/CacheProfiler.hh
@@ -33,7 +33,7 @@
#include <string>
#include <vector>
-#include "mem/protocol/AccessModeType.hh"
+#include "mem/protocol/RubyAccessMode.hh"
#include "mem/protocol/CacheRequestType.hh"
#include "mem/protocol/GenericRequestType.hh"
#include "mem/protocol/PrefetchBit.hh"
@@ -51,11 +51,11 @@ class CacheProfiler
void clearStats();
void addCacheStatSample(CacheRequestType requestType,
- AccessModeType type,
+ RubyAccessMode type,
PrefetchBit pfBit);
void addGenericStatSample(GenericRequestType requestType,
- AccessModeType type,
+ RubyAccessMode type,
PrefetchBit pfBit);
void print(std::ostream& out) const;
@@ -64,7 +64,7 @@ class CacheProfiler
// Private copy constructor and assignment operator
CacheProfiler(const CacheProfiler& obj);
CacheProfiler& operator=(const CacheProfiler& obj);
- void addStatSample(AccessModeType type, PrefetchBit pfBit);
+ void addStatSample(RubyAccessMode type, PrefetchBit pfBit);
std::string m_description;
int64 m_misses;
@@ -72,7 +72,7 @@ class CacheProfiler
int64 m_prefetches;
int64 m_sw_prefetches;
int64 m_hw_prefetches;
- int64 m_accessModeTypeHistogram[AccessModeType_NUM];
+ int64 m_accessModeTypeHistogram[RubyAccessMode_NUM];
std::vector<int> m_cacheRequestType;
std::vector<int> m_genericRequestType;