diff options
| author | Nilay Vaish <nilay@cs.wisc.edu> | 2015-08-27 12:51:40 -0500 |
|---|---|---|
| committer | Nilay Vaish <nilay@cs.wisc.edu> | 2015-08-27 12:51:40 -0500 |
| commit | fc3d34a4889f96395d7d3185a0c5a2dbb5c77343 (patch) | |
| tree | 2b5eccd49fab300132e4e4ccf0796cb437295a8e /src/mem/ruby/slicc_interface/AbstractCacheEntry.hh | |
| parent | 88b1fd82a6207c38845c3503ab3037ed40225d80 (diff) | |
| download | gem5-fc3d34a4889f96395d7d3185a0c5a2dbb5c77343.tar.xz | |
ruby: handle llsc accesses through CacheEntry, not CacheMemory
The sequencer takes care of llsc accesses by calling upon functions
from the CacheMemory. This is unnecessary once the required CacheEntry object
is available. Thus some of the calls to findTagInSet() are avoided.
Diffstat (limited to 'src/mem/ruby/slicc_interface/AbstractCacheEntry.hh')
| -rw-r--r-- | src/mem/ruby/slicc_interface/AbstractCacheEntry.hh | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mem/ruby/slicc_interface/AbstractCacheEntry.hh b/src/mem/ruby/slicc_interface/AbstractCacheEntry.hh index 6c7a4a008..2b318957f 100644 --- a/src/mem/ruby/slicc_interface/AbstractCacheEntry.hh +++ b/src/mem/ruby/slicc_interface/AbstractCacheEntry.hh @@ -56,6 +56,11 @@ class AbstractCacheEntry : public AbstractEntry virtual DataBlock& getDataBlk() { panic("getDataBlk() not implemented!"); } + // Functions for locking and unlocking the cache entry. These are required + // for supporting atomic memory accesses. + void setLocked(int context); + void clearLocked(); + bool isLocked(int context) const; Addr m_Address; // Address of this block, required by CacheMemory int m_locked; // Holds info whether the address is locked, |