summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system/CacheMemory.hh
diff options
context:
space:
mode:
authorBrad Beckmann <Brad.Beckmann@amd.com>2010-01-29 20:29:34 -0800
committerBrad Beckmann <Brad.Beckmann@amd.com>2010-01-29 20:29:34 -0800
commit143d8ea698a832d80afb1a0cd6726cee1d47d4b5 (patch)
treeabfade3899e0dfde27e220a381dd8636a2785992 /src/mem/ruby/system/CacheMemory.hh
parent90aab239a150f8c998b16ff0a6c297ec0ef065c2 (diff)
downloadgem5-143d8ea698a832d80afb1a0cd6726cee1d47d4b5.tar.xz
ruby: removed last level cache support
Removed the last level cache support and MOESI_hammer's dependency on it. Replaces the LLC support with the more generic MachineType count.
Diffstat (limited to 'src/mem/ruby/system/CacheMemory.hh')
-rw-r--r--src/mem/ruby/system/CacheMemory.hh8
1 files changed, 0 insertions, 8 deletions
diff --git a/src/mem/ruby/system/CacheMemory.hh b/src/mem/ruby/system/CacheMemory.hh
index f70427f2d..74eb5d68d 100644
--- a/src/mem/ruby/system/CacheMemory.hh
+++ b/src/mem/ruby/system/CacheMemory.hh
@@ -106,8 +106,6 @@ public:
AccessPermission getPermission(const Address& address) const;
void changePermission(const Address& address, AccessPermission new_perm);
- static int numberOfLastLevelCaches();
-
int getLatency() const { return m_latency; }
// Hook for checkpointing the contents of the cache
@@ -172,12 +170,6 @@ private:
int m_cache_num_sets;
int m_cache_num_set_bits;
int m_cache_assoc;
-
- static Vector< CacheMemory* > m_all_caches;
-
- static int m_num_last_level_caches;
- static MachineType m_last_level_machine_type;
-
};
#endif //CACHEMEMORY_H