diff options
author | Nathan Binkert <nate@binkert.org> | 2010-03-22 18:43:53 -0700 |
---|---|---|
committer | Nathan Binkert <nate@binkert.org> | 2010-03-22 18:43:53 -0700 |
commit | 5ab13e2deb8f904ef2a233749193fa09ea7013c4 (patch) | |
tree | 07f5f02902f9e719fe58d1a9419b5a1d51f7a2ce /src/mem/ruby/system/DMASequencer.hh | |
parent | 2620e08722b38660658d46cdb76c337db18e877c (diff) | |
download | gem5-5ab13e2deb8f904ef2a233749193fa09ea7013c4.tar.xz |
ruby: style pass
Diffstat (limited to 'src/mem/ruby/system/DMASequencer.hh')
-rw-r--r-- | src/mem/ruby/system/DMASequencer.hh | 62 |
1 files changed, 32 insertions, 30 deletions
diff --git a/src/mem/ruby/system/DMASequencer.hh b/src/mem/ruby/system/DMASequencer.hh index 24129526a..61d7ef1c6 100644 --- a/src/mem/ruby/system/DMASequencer.hh +++ b/src/mem/ruby/system/DMASequencer.hh @@ -26,48 +26,50 @@ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ -#ifndef DMASEQUENCER_H -#define DMASEQUENCER_H +#ifndef __MEM_RUBY_SYSTEM_DMASEQUENCER_HH__ +#define __MEM_RUBY_SYSTEM_DMASEQUENCER_HH__ #include <ostream> + #include "mem/ruby/common/DataBlock.hh" #include "mem/ruby/system/RubyPort.hh" - #include "params/DMASequencer.hh" -struct DMARequest { - uint64_t start_paddr; - int len; - bool write; - int bytes_completed; - int bytes_issued; - uint8* data; - PacketPtr pkt; +struct DMARequest +{ + uint64_t start_paddr; + int len; + bool write; + int bytes_completed; + int bytes_issued; + uint8* data; + PacketPtr pkt; }; -class DMASequencer :public RubyPort { -public: +class DMASequencer : public RubyPort +{ + public: typedef DMASequencerParams Params; - DMASequencer(const Params *); - void init(); - /* external interface */ - RequestStatus makeRequest(const RubyRequest & request); - bool busy() { return m_is_busy;} + DMASequencer(const Params *); + void init(); + /* external interface */ + RequestStatus makeRequest(const RubyRequest & request); + bool busy() { return m_is_busy;} - /* SLICC callback */ - void dataCallback(const DataBlock & dblk); - void ackCallback(); + /* SLICC callback */ + void dataCallback(const DataBlock & dblk); + void ackCallback(); - void printConfig(std::ostream & out); + void printConfig(std::ostream & out); -private: - void issueNext(); + private: + void issueNext(); -private: - bool m_is_busy; - uint64_t m_data_block_mask; - DMARequest active_request; - int num_active_requests; + private: + bool m_is_busy; + uint64_t m_data_block_mask; + DMARequest active_request; + int num_active_requests; }; -#endif // DMACONTROLLER_H +#endif // __MEM_RUBY_SYSTEM_DMASEQUENCER_HH__ |