diff options
author | Joel Hestness <hestness@cs.wisc.edu> | 2012-09-05 20:51:41 -0500 |
---|---|---|
committer | Joel Hestness <hestness@cs.wisc.edu> | 2012-09-05 20:51:41 -0500 |
commit | 6924e10978c5847fa33cf33c50f5b3511bf89ee4 (patch) | |
tree | 8da38ae3e1bb57b6b97604ef143cc903b40a2814 /src/mem/ruby/system/MemoryControl.py | |
parent | 494f6a858e47db3e5352468f504e82af01b931f9 (diff) | |
download | gem5-6924e10978c5847fa33cf33c50f5b3511bf89ee4.tar.xz |
Ruby Memory Controller: Fix clocking
Diffstat (limited to 'src/mem/ruby/system/MemoryControl.py')
-rw-r--r-- | src/mem/ruby/system/MemoryControl.py | 6 |
1 files changed, 2 insertions, 4 deletions
diff --git a/src/mem/ruby/system/MemoryControl.py b/src/mem/ruby/system/MemoryControl.py index c4c852932..09c940fee 100644 --- a/src/mem/ruby/system/MemoryControl.py +++ b/src/mem/ruby/system/MemoryControl.py @@ -28,13 +28,11 @@ # Brad Beckmann from m5.params import * -from m5.SimObject import SimObject +from ClockedObject import ClockedObject -class MemoryControl(SimObject): +class MemoryControl(ClockedObject): abstract = True type = 'MemoryControl' cxx_class = 'MemoryControl' version = Param.Int(""); ruby_system = Param.RubySystem("") - - mem_bus_cycle_multiplier = Param.Int(10, ""); |