diff options
| author | Nilay Vaish <nilay@cs.wisc.edu> | 2014-11-06 05:42:21 -0600 |
|---|---|---|
| committer | Nilay Vaish <nilay@cs.wisc.edu> | 2014-11-06 05:42:21 -0600 |
| commit | 0811f21f67493a77b0c5a69260715d7cce7341e7 (patch) | |
| tree | a2d5bd98ccb5fa17637ff791f66184d220e0e341 /src/mem/ruby/system/RubySystem.py | |
| parent | 3022d463fbe1f969aadf7284ade996539c9454f9 (diff) | |
| download | gem5-0811f21f67493a77b0c5a69260715d7cce7341e7.tar.xz | |
ruby: provide a backing store
Ruby's functional accesses are not guaranteed to succeed as of now. While
this is not a problem for the protocols that are currently in the mainline
repo, it seems that coherence protocols for gpus rely on a backing store to
supply the correct data. The aim of this patch is to make this backing store
configurable i.e. it comes into play only when a particular option:
--access-backing-store is invoked.
The backing store has been there since M5 and GEMS were integrated. The only
difference is that earlier the system used to maintain the backing store and
ruby's copy was write-only. Sometime last year, we moved to data being
supplied supplied by ruby in SE mode simulations. And now we have patches on
the reviewboard, which remove ruby's copy of memory altogether and rely
completely on the system's memory to supply data. This patch adds back a
SimpleMemory member to RubySystem. This member is used only if the option:
access-backing-store is set to true. By default, the memory would not be
accessed.
Diffstat (limited to 'src/mem/ruby/system/RubySystem.py')
| -rw-r--r-- | src/mem/ruby/system/RubySystem.py | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mem/ruby/system/RubySystem.py b/src/mem/ruby/system/RubySystem.py index 77bd9448d..0deb79405 100644 --- a/src/mem/ruby/system/RubySystem.py +++ b/src/mem/ruby/system/RubySystem.py @@ -29,6 +29,7 @@ from m5.params import * from ClockedObject import ClockedObject +from SimpleMemory import * class RubySystem(ClockedObject): type = 'RubySystem' @@ -45,3 +46,4 @@ class RubySystem(ClockedObject): hot_lines = Param.Bool(False, "") all_instructions = Param.Bool(False, "") num_of_sequencers = Param.Int("") + phys_mem = Param.SimpleMemory(NULL, "") |