summaryrefslogtreecommitdiff
path: root/src/mem/ruby/system/RubySystem.py
diff options
context:
space:
mode:
authorBrad Beckmann <Brad.Beckmann@amd.com>2010-01-29 20:29:19 -0800
committerBrad Beckmann <Brad.Beckmann@amd.com>2010-01-29 20:29:19 -0800
commit12daaed84a44920968adb6b16bd558561bd18801 (patch)
tree0f72b27373669de9b7c060b080ac4a4093b8cccc /src/mem/ruby/system/RubySystem.py
parented814899541d65783e93a37ab320650c5075c72d (diff)
downloadgem5-12daaed84a44920968adb6b16bd558561bd18801.tar.xz
ruby: Added clock to ruby system
As a first step to migrate ruby to the M5 eventqueue, added a clock variable to the ruby system.
Diffstat (limited to 'src/mem/ruby/system/RubySystem.py')
-rw-r--r--src/mem/ruby/system/RubySystem.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mem/ruby/system/RubySystem.py b/src/mem/ruby/system/RubySystem.py
index 2e3b7f871..21443cbd8 100644
--- a/src/mem/ruby/system/RubySystem.py
+++ b/src/mem/ruby/system/RubySystem.py
@@ -8,7 +8,7 @@ class RubySystem(SimObject):
"insert random delays on message enqueue times");
tech_nm = Param.Int(45,
"device size used to calculate latency and area information");
- freq_mhz = Param.Int(3000, "default frequency for the system");
+ clock = Param.Clock('1GHz', "")
block_size_bytes = Param.Int(64,
"default cache block size; must be a power of two");
mem_size_mb = Param.Int("");