summaryrefslogtreecommitdiff
path: root/src/mem/ruby
diff options
context:
space:
mode:
authorTushar Krishna <tushar@csail.mit.edu>2011-11-23 16:34:13 -0500
committerTushar Krishna <tushar@csail.mit.edu>2011-11-23 16:34:13 -0500
commit88e91cafc62ef585b3fb9d981c22d88153aab135 (patch)
tree421b008de128d6786683a13a2d12d43b88b6b788 /src/mem/ruby
parenteff430a97263006c9fc73b4b3d6c675c771c88c2 (diff)
downloadgem5-88e91cafc62ef585b3fb9d981c22d88153aab135.tar.xz
Topology: bug fix in external link initialization
--HG-- extra : rebase_source : c226cd1e5e5ed4d4c64fa9427de4905bd8335e34
Diffstat (limited to 'src/mem/ruby')
-rw-r--r--src/mem/ruby/network/topologies/MeshDirCorners.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mem/ruby/network/topologies/MeshDirCorners.py b/src/mem/ruby/network/topologies/MeshDirCorners.py
index f9d302d19..7be8b9101 100644
--- a/src/mem/ruby/network/topologies/MeshDirCorners.py
+++ b/src/mem/ruby/network/topologies/MeshDirCorners.py
@@ -99,7 +99,7 @@ def makeTopology(nodes, options, IntLink, ExtLink, Router):
# Connect the dma nodes to router 0. These should only be DMA nodes.
for (i, node) in enumerate(dma_nodes):
assert(node.type == 'DMA_Controller')
- ext_links.append(ExtLink(ext_node=node, int_node=mesh.routers[0]))
+ ext_links.append(ExtLink(link_id=link_count, ext_node=node, int_node=mesh.routers[0]))
# Create the mesh links. First row (east-west) links then column
# (north-south) links