summaryrefslogtreecommitdiff
path: root/src/mem/ruby
diff options
context:
space:
mode:
authorAndreas Sandberg <Andreas.Sandberg@ARM.com>2015-05-05 03:22:34 -0400
committerAndreas Sandberg <Andreas.Sandberg@ARM.com>2015-05-05 03:22:34 -0400
commit706597f021811511e71fddeeab7dcfc33bfd5f35 (patch)
tree3967d475572bc0e380ee430eec9035ba35b0d216 /src/mem/ruby
parent48281375ee23283d24cf9d7fe5f6315afdb3a6fc (diff)
downloadgem5-706597f021811511e71fddeeab7dcfc33bfd5f35.tar.xz
arm: Relax ordering for some uncacheable accesses
We currently assume that all uncacheable memory accesses are strictly ordered. Instead of always enforcing strict ordering, we now only enforce it if the required memory type is device memory or strongly ordered memory.
Diffstat (limited to 'src/mem/ruby')
0 files changed, 0 insertions, 0 deletions