summaryrefslogtreecommitdiff
path: root/src/mem/slicc/util.py
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-01-08 19:08:17 -0800
committerGabe Black <gabeblack@google.com>2018-01-11 09:34:40 +0000
commitf3d4d6f2028684a85096d5023ba0f106438c1b5e (patch)
tree1243ab13104e74696b0d6f3ed42f8b4730179b57 /src/mem/slicc/util.py
parentf96e542dd88762556bda357fe046318ccf31268f (diff)
downloadgem5-f3d4d6f2028684a85096d5023ba0f106438c1b5e.tar.xz
cpu: Make the CPU's TLB parameter a BaseTLB.
This is instead of the architecture specific version. Change-Id: I906ec16eee1f65f0e9b9c24b401430f9ea01637b Reviewed-on: https://gem5-review.googlesource.com/7349 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'src/mem/slicc/util.py')
0 files changed, 0 insertions, 0 deletions