summaryrefslogtreecommitdiff
path: root/src/mem
diff options
context:
space:
mode:
authorDavid Hashe <david.hashe@amd.com>2015-07-20 09:15:18 -0500
committerDavid Hashe <david.hashe@amd.com>2015-07-20 09:15:18 -0500
commit74ca89f8b7d9b340d1d4f83511b57a2dfa2a70df (patch)
treed5763275304cbe0d6c662130a14b9459b29d5936 /src/mem
parent536e3664e41d406af1e618dd02c3222f7cbbcaee (diff)
downloadgem5-74ca89f8b7d9b340d1d4f83511b57a2dfa2a70df.tar.xz
ruby: give access to cache tag/data latencies from SLICC
This patch exposes the tag and data array latencies to the SLICC state machines so that it can be used to determine the correct enqueue latency for response messages.
Diffstat (limited to 'src/mem')
-rw-r--r--src/mem/protocol/RubySlicc_Types.sm2
-rw-r--r--src/mem/ruby/structures/BankedArray.hh1
-rw-r--r--src/mem/ruby/structures/CacheMemory.hh3
3 files changed, 6 insertions, 0 deletions
diff --git a/src/mem/protocol/RubySlicc_Types.sm b/src/mem/protocol/RubySlicc_Types.sm
index fb506781c..88b9839bb 100644
--- a/src/mem/protocol/RubySlicc_Types.sm
+++ b/src/mem/protocol/RubySlicc_Types.sm
@@ -149,6 +149,8 @@ structure (CacheMemory, external = "yes") {
void deallocate(Address);
AbstractCacheEntry lookup(Address);
bool isTagPresent(Address);
+ Cycles getTagLatency();
+ Cycles getDataLatency();
void setMRU(Address);
void recordRequestType(CacheRequestType);
bool checkResourceAvailable(CacheResourceType, Address);
diff --git a/src/mem/ruby/structures/BankedArray.hh b/src/mem/ruby/structures/BankedArray.hh
index 5cc3eee32..dbfee9994 100644
--- a/src/mem/ruby/structures/BankedArray.hh
+++ b/src/mem/ruby/structures/BankedArray.hh
@@ -70,6 +70,7 @@ class BankedArray
// This is so we don't get aliasing on blocks being replaced
bool tryAccess(int64 idx);
+ Cycles getLatency() const { return accessLatency; }
};
#endif
diff --git a/src/mem/ruby/structures/CacheMemory.hh b/src/mem/ruby/structures/CacheMemory.hh
index 4724da2b8..647520566 100644
--- a/src/mem/ruby/structures/CacheMemory.hh
+++ b/src/mem/ruby/structures/CacheMemory.hh
@@ -91,6 +91,9 @@ class CacheMemory : public SimObject
const AbstractCacheEntry* lookup(const Address& address) const;
Cycles getLatency() const { return m_latency; }
+ Cycles getTagLatency() const { return tagArray.getLatency(); }
+ Cycles getDataLatency() const { return dataArray.getLatency(); }
+
// Hook for checkpointing the contents of the cache
void recordCacheContents(int cntrl, CacheRecorder* tr) const;