summaryrefslogtreecommitdiff
path: root/src/mem
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2012-11-08 04:25:06 -0500
committerAndreas Hansson <andreas.hansson@arm.com>2012-11-08 04:25:06 -0500
commitc4b36901d08af0c67fca70943d780c2d3bbe3411 (patch)
tree821288d1f86950f24ef4859cc56e0f87a686d343 /src/mem
parentbb4f6562aeb1468b908f9353070d3c816bfc0a4d (diff)
downloadgem5-c4b36901d08af0c67fca70943d780c2d3bbe3411.tar.xz
mem: Fix DRAM draining to ensure write queue is empty
This patch fixes the draining of the SimpleDRAM controller model. The controller performs buffering of writes and normally there is no need to ever empty the write buffer (if you have a fast on-chip memory, then use it). The patch adds checks to ensure the write buffer is drained when the controller is asked to do so.
Diffstat (limited to 'src/mem')
-rw-r--r--src/mem/simple_dram.cc28
1 files changed, 21 insertions, 7 deletions
diff --git a/src/mem/simple_dram.cc b/src/mem/simple_dram.cc
index 3dc59e8e0..b17ce68d0 100644
--- a/src/mem/simple_dram.cc
+++ b/src/mem/simple_dram.cc
@@ -38,6 +38,7 @@
* Ani Udipi
*/
+#include "debug/Drain.hh"
#include "debug/DRAM.hh"
#include "debug/DRAMWR.hh"
#include "mem/simple_dram.hh"
@@ -934,15 +935,18 @@ SimpleDRAM::scheduleNextReq()
DPRINTF(DRAM, "Reached scheduleNextReq()\n");
// Figure out which request goes next, and move it to front()
- if (!chooseNextReq())
- return;
-
- doDRAMAccess(dramReadQueue.front());
+ if (!chooseNextReq()) {
+ // In the case there is no read request to go next, see if we
+ // are asked to drain, and if so trigger writes, this also
+ // ensures that if we hit the write limit we will do this
+ // multiple times until we are completely drained
+ if (drainManager && !dramWriteQueue.empty() && !writeEvent.scheduled())
+ triggerWrites();
+ } else {
+ doDRAMAccess(dramReadQueue.front());
+ }
}
-
-
-
Tick
SimpleDRAM::maxBankFreeAt() const
{
@@ -1212,8 +1216,18 @@ SimpleDRAM::drain(DrainManager *dm)
// of that as well
if (!(dramWriteQueue.empty() && dramReadQueue.empty() &&
dramRespQueue.empty())) {
+ DPRINTF(Drain, "DRAM controller not drained, write: %d, read: %d,"
+ " resp: %d\n", dramWriteQueue.size(), dramReadQueue.size(),
+ dramRespQueue.size());
++count;
drainManager = dm;
+ // the only part that is not drained automatically over time
+ // is the write queue, thus trigger writes if there are any
+ // waiting and no reads waiting, otherwise wait until the
+ // reads are done
+ if (dramReadQueue.empty() && !dramWriteQueue.empty() &&
+ !writeEvent.scheduled())
+ triggerWrites();
}
if (count)