summaryrefslogtreecommitdiff
path: root/src/python/m5/SimObject.py
diff options
context:
space:
mode:
authorLisa Hsu <hsul@eecs.umich.edu>2006-10-12 18:56:57 -0400
committerLisa Hsu <hsul@eecs.umich.edu>2006-10-12 18:56:57 -0400
commit339b1f85165df0e2654f755cc921eded3db8977c (patch)
tree256d738554e3d0a2987c9d4769313310a5ce9967 /src/python/m5/SimObject.py
parent3d2764acf3a05a65c32e93bd18c8fe9a6e0d9ecc (diff)
parentba795552f58525e34c26a79224ff24c11145103e (diff)
downloadgem5-339b1f85165df0e2654f755cc921eded3db8977c.tar.xz
Merge zizzer:/bk/newmem
into zed.eecs.umich.edu:/z/hsul/work/m5/newmem src/cpu/simple/timing.cc: hand merge --HG-- extra : convert_revision : 083bf102249ad9bc63c447dbf85d3863f935f647
Diffstat (limited to 'src/python/m5/SimObject.py')
-rw-r--r--src/python/m5/SimObject.py7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/python/m5/SimObject.py b/src/python/m5/SimObject.py
index a0d66e643..716f584b0 100644
--- a/src/python/m5/SimObject.py
+++ b/src/python/m5/SimObject.py
@@ -726,7 +726,12 @@ class SimObject(object):
child.resume()
def changeTiming(self, mode):
- if isinstance(self, System):
+ if isinstance(self, m5.objects.System):
+ # i don't know if there's a better way to do this - calling
+ # setMemoryMode directly from self._ccObject results in calling
+ # SimObject::setMemoryMode, not the System::setMemoryMode
+## system_ptr = cc_main.convertToSystemPtr(self._ccObject)
+## system_ptr.setMemoryMode(mode)
self._ccObject.setMemoryMode(mode)
for child in self._children.itervalues():
child.changeTiming(mode)