summaryrefslogtreecommitdiff
path: root/src/python/m5/objects/BaseCPU.py
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@eecs.umich.edu>2006-09-04 17:14:07 -0700
committerSteve Reinhardt <stever@eecs.umich.edu>2006-09-04 17:14:07 -0700
commitc39aea440c884f0abb29ecc2293fd6df608bc00c (patch)
tree21642bd3db3f2e10989cb6c5cf34892b9efe6267 /src/python/m5/objects/BaseCPU.py
parent1233dbb9981ad27abeb22f9dcba20bd77abab041 (diff)
downloadgem5-c39aea440c884f0abb29ecc2293fd6df608bc00c.tar.xz
More Python hacking to deal with config.py split
and resulting recursive import trickiness. --HG-- extra : convert_revision : 1ea93861eb8d260c9f3920dda0b8106db3e03705
Diffstat (limited to 'src/python/m5/objects/BaseCPU.py')
-rw-r--r--src/python/m5/objects/BaseCPU.py4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/python/m5/objects/BaseCPU.py b/src/python/m5/objects/BaseCPU.py
index 41e90b12b..3dd0bda01 100644
--- a/src/python/m5/objects/BaseCPU.py
+++ b/src/python/m5/objects/BaseCPU.py
@@ -1,5 +1,7 @@
+from m5.SimObject import SimObject
+from m5.params import *
+from m5.proxy import *
from m5 import build_env
-from m5.config import *
from AlphaTLB import AlphaDTB, AlphaITB
from Bus import Bus