summaryrefslogtreecommitdiff
path: root/src/python/m5/objects/Device.py
diff options
context:
space:
mode:
authorNathan Binkert <binkertn@umich.edu>2007-05-27 19:21:17 -0700
committerNathan Binkert <binkertn@umich.edu>2007-05-27 19:21:17 -0700
commit35147170f91ccbc73d3e75440a5301f758e54dfc (patch)
tree1a480271d5dd6c4a35e2bffc296c7de407e0fb2b /src/python/m5/objects/Device.py
parent4f0f217c1b6a8c888ff8a1c60d1eb36cbdf14490 (diff)
downloadgem5-35147170f91ccbc73d3e75440a5301f758e54dfc.tar.xz
Move SimObject python files alongside the C++ and fix
the SConscript files so that only the objects that are actually available in a given build are compiled in. Remove a bunch of files that aren't used anymore. --HG-- rename : src/python/m5/objects/AlphaTLB.py => src/arch/alpha/AlphaTLB.py rename : src/python/m5/objects/SparcTLB.py => src/arch/sparc/SparcTLB.py rename : src/python/m5/objects/BaseCPU.py => src/cpu/BaseCPU.py rename : src/python/m5/objects/FuncUnit.py => src/cpu/FuncUnit.py rename : src/python/m5/objects/IntrControl.py => src/cpu/IntrControl.py rename : src/python/m5/objects/MemTest.py => src/cpu/memtest/MemTest.py rename : src/python/m5/objects/FUPool.py => src/cpu/o3/FUPool.py rename : src/python/m5/objects/FuncUnitConfig.py => src/cpu/o3/FuncUnitConfig.py rename : src/python/m5/objects/O3CPU.py => src/cpu/o3/O3CPU.py rename : src/python/m5/objects/OzoneCPU.py => src/cpu/ozone/OzoneCPU.py rename : src/python/m5/objects/SimpleOzoneCPU.py => src/cpu/ozone/SimpleOzoneCPU.py rename : src/python/m5/objects/BadDevice.py => src/dev/BadDevice.py rename : src/python/m5/objects/Device.py => src/dev/Device.py rename : src/python/m5/objects/DiskImage.py => src/dev/DiskImage.py rename : src/python/m5/objects/Ethernet.py => src/dev/Ethernet.py rename : src/python/m5/objects/Ide.py => src/dev/Ide.py rename : src/python/m5/objects/Pci.py => src/dev/Pci.py rename : src/python/m5/objects/Platform.py => src/dev/Platform.py rename : src/python/m5/objects/SimConsole.py => src/dev/SimConsole.py rename : src/python/m5/objects/SimpleDisk.py => src/dev/SimpleDisk.py rename : src/python/m5/objects/Uart.py => src/dev/Uart.py rename : src/python/m5/objects/AlphaConsole.py => src/dev/alpha/AlphaConsole.py rename : src/python/m5/objects/Tsunami.py => src/dev/alpha/Tsunami.py rename : src/python/m5/objects/T1000.py => src/dev/sparc/T1000.py rename : src/python/m5/objects/Bridge.py => src/mem/Bridge.py rename : src/python/m5/objects/Bus.py => src/mem/Bus.py rename : src/python/m5/objects/MemObject.py => src/mem/MemObject.py rename : src/python/m5/objects/PhysicalMemory.py => src/mem/PhysicalMemory.py rename : src/python/m5/objects/BaseCache.py => src/mem/cache/BaseCache.py rename : src/python/m5/objects/CoherenceProtocol.py => src/mem/cache/coherence/CoherenceProtocol.py rename : src/python/m5/objects/Repl.py => src/mem/cache/tags/Repl.py rename : src/python/m5/objects/Process.py => src/sim/Process.py rename : src/python/m5/objects/Root.py => src/sim/Root.py rename : src/python/m5/objects/System.py => src/sim/System.py extra : convert_revision : 173f8764bafa8ef899198438fa5573874e407321
Diffstat (limited to 'src/python/m5/objects/Device.py')
-rw-r--r--src/python/m5/objects/Device.py43
1 files changed, 0 insertions, 43 deletions
diff --git a/src/python/m5/objects/Device.py b/src/python/m5/objects/Device.py
deleted file mode 100644
index 90fbfb552..000000000
--- a/src/python/m5/objects/Device.py
+++ /dev/null
@@ -1,43 +0,0 @@
-from m5.params import *
-from m5.proxy import *
-from MemObject import MemObject
-
-class PioDevice(MemObject):
- type = 'PioDevice'
- abstract = True
- pio = Port("Programmed I/O port")
- platform = Param.Platform(Parent.any, "Platform this device is part of")
- system = Param.System(Parent.any, "System this device is part of")
-
-class BasicPioDevice(PioDevice):
- type = 'BasicPioDevice'
- abstract = True
- pio_addr = Param.Addr("Device Address")
- pio_latency = Param.Latency('1ns', "Programmed IO latency in simticks")
-
-class DmaDevice(PioDevice):
- type = 'DmaDevice'
- abstract = True
- dma = Port(Self.pio.peerObj.port, "DMA port")
- min_backoff_delay = Param.Latency('4ns',
- "min time between a nack packet being received and the next request made by the device")
- max_backoff_delay = Param.Latency('10us',
- "max time between a nack packet being received and the next request made by the device")
-
-
-
-class IsaFake(BasicPioDevice):
- type = 'IsaFake'
- pio_size = Param.Addr(0x8, "Size of address range")
- ret_data8 = Param.UInt8(0xFF, "Default data to return")
- ret_data16 = Param.UInt16(0xFFFF, "Default data to return")
- ret_data32 = Param.UInt32(0xFFFFFFFF, "Default data to return")
- ret_data64 = Param.UInt64(0xFFFFFFFFFFFFFFFF, "Default data to return")
- ret_bad_addr = Param.Bool(False, "Return pkt status bad address on access")
- update_data = Param.Bool(False, "Update the data that is returned on writes")
- warn_access = Param.String("", "String to print when device is accessed")
-
-class BadAddr(IsaFake):
- ret_bad_addr = Param.Bool(True, "Return pkt status bad address on access")
-
-